mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2025-08-26 14:29:04 +00:00
f1a1268572
bootph-all as phase tag was added to dt-schema (dtschema/schemas/bootph.yaml) to describe various node usage during boot phases with DT. Add bootph-all for all nodes that are used in the bootloader on Renesas R-Car Gen2 SoCs. All SoC require CPG clock and its input clock, RST Reset, PFC pin control and PRR ID register access during all stages of the boot process, those are marked using bootph-all property, and so is the SoC bus node which contains these IP. Each board console UART is also marked as bootph-all to make it available in all stages of the boot process. Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250209180616.160253-1-marek.vasut+renesas@mailbox.org Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
395 lines
6.7 KiB
Plaintext
395 lines
6.7 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Device Tree Source for the Stout board
|
|
*
|
|
* Copyright (C) 2018 Marek Vasut <marek.vasut@gmail.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "r8a7790.dtsi"
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
model = "Stout";
|
|
compatible = "renesas,stout", "renesas,r8a7790";
|
|
|
|
aliases {
|
|
serial0 = &scifa0;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
memory@40000000 {
|
|
device_type = "memory";
|
|
reg = <0 0x40000000 0 0x40000000>;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
led1 {
|
|
gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
|
|
};
|
|
led2 {
|
|
gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
|
|
};
|
|
led3 {
|
|
gpios = <&gpio5 17 GPIO_ACTIVE_LOW>;
|
|
};
|
|
led5 {
|
|
gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
fixedregulator1v8: regulator-1v8 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "fixed-1.8V";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
fixedregulator3v3: regulator-3v3 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "fixed-3.3V";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
vcc_sdhi0: regulator-vcc-sdhi0 {
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "SDHI0 Vcc";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpio = <&gpio5 24 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
hdmi-out {
|
|
compatible = "hdmi-connector";
|
|
type = "a";
|
|
|
|
port {
|
|
hdmi_con_out: endpoint {
|
|
remote-endpoint = <&adv7511_out>;
|
|
};
|
|
};
|
|
};
|
|
|
|
osc1_clk: osc1-clock {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <148500000>;
|
|
};
|
|
|
|
osc4_clk: osc4-clock {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <12000000>;
|
|
};
|
|
};
|
|
|
|
&du {
|
|
pinctrl-0 = <&du_pins>;
|
|
pinctrl-names = "default";
|
|
status = "okay";
|
|
|
|
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>, <&cpg CPG_MOD 722>,
|
|
<&osc1_clk>;
|
|
clock-names = "du.0", "du.1", "du.2", "dclkin.0";
|
|
|
|
ports {
|
|
port@0 {
|
|
endpoint {
|
|
remote-endpoint = <&adv7511_in>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&lvds0 {
|
|
ports {
|
|
port@1 {
|
|
lvds_connector0: endpoint {
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&lvds1 {
|
|
ports {
|
|
port@1 {
|
|
lvds_connector1: endpoint {
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&extal_clk {
|
|
clock-frequency = <20000000>;
|
|
};
|
|
|
|
&pfc {
|
|
|
|
pinctrl-0 = <&scif_clk_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
du_pins: du {
|
|
groups = "du_rgb888", "du_sync_1", "du_clk_out_0";
|
|
function = "du";
|
|
};
|
|
|
|
scifa0_pins: scifa0 {
|
|
groups = "scifa0_data_b";
|
|
function = "scifa0";
|
|
};
|
|
|
|
scif_clk_pins: scif_clk {
|
|
groups = "scif_clk";
|
|
function = "scif_clk";
|
|
};
|
|
|
|
ether_pins: ether {
|
|
groups = "eth_link", "eth_mdio", "eth_rmii";
|
|
function = "eth";
|
|
};
|
|
|
|
phy1_pins: phy1 {
|
|
groups = "intc_irq1";
|
|
function = "intc";
|
|
};
|
|
|
|
sdhi0_pins: sd0 {
|
|
groups = "sdhi0_data4", "sdhi0_ctrl";
|
|
function = "sdhi0";
|
|
power-source = <3300>;
|
|
};
|
|
|
|
qspi_pins: qspi {
|
|
groups = "qspi_ctrl", "qspi_data4";
|
|
function = "qspi";
|
|
};
|
|
|
|
iic2_pins: iic2 {
|
|
groups = "iic2_b";
|
|
function = "iic2";
|
|
};
|
|
|
|
iic3_pins: iic3 {
|
|
groups = "iic3";
|
|
function = "iic3";
|
|
};
|
|
|
|
pmic_irq_pins: pmicirq {
|
|
groups = "intc_irq2";
|
|
function = "intc";
|
|
};
|
|
|
|
usb0_pins: usb0 {
|
|
groups = "usb0";
|
|
function = "usb0";
|
|
};
|
|
};
|
|
|
|
ðer {
|
|
pinctrl-0 = <ðer_pins>, <&phy1_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
phy-handle = <&phy1>;
|
|
renesas,ether-link-active-low;
|
|
status = "okay";
|
|
|
|
phy1: ethernet-phy@1 {
|
|
compatible = "ethernet-phy-id0022.1537",
|
|
"ethernet-phy-ieee802.3-c22";
|
|
reg = <1>;
|
|
interrupts-extended = <&irqc0 1 IRQ_TYPE_LEVEL_LOW>;
|
|
micrel,led-mode = <1>;
|
|
reset-gpios = <&gpio3 31 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
&cmt0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&qspi {
|
|
pinctrl-0 = <&qspi_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
flash: flash@0 {
|
|
compatible = "spansion,s25fl512s", "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <30000000>;
|
|
spi-tx-bus-width = <4>;
|
|
spi-rx-bus-width = <4>;
|
|
spi-cpha;
|
|
spi-cpol;
|
|
m25p,fast-read;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "loader";
|
|
reg = <0x00000000 0x00080000>;
|
|
read-only;
|
|
};
|
|
partition@80000 {
|
|
label = "uboot";
|
|
reg = <0x00080000 0x00040000>;
|
|
read-only;
|
|
};
|
|
partition@c0000 {
|
|
label = "uboot-env";
|
|
reg = <0x000c0000 0x00040000>;
|
|
read-only;
|
|
};
|
|
partition@100000 {
|
|
label = "flash";
|
|
reg = <0x00100000 0x03f00000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&scifa0 {
|
|
pinctrl-0 = <&scifa0_pins>;
|
|
pinctrl-names = "default";
|
|
bootph-all;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&scif_clk {
|
|
clock-frequency = <14745600>;
|
|
};
|
|
|
|
&sdhi0 {
|
|
pinctrl-0 = <&sdhi0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
vmmc-supply = <&vcc_sdhi0>;
|
|
cd-gpios = <&gpio3 6 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
};
|
|
|
|
&cpu0 {
|
|
cpu0-supply = <&vdd_dvfs>;
|
|
};
|
|
|
|
&iic2 {
|
|
status = "okay";
|
|
pinctrl-0 = <&iic2_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
hdmi@39 {
|
|
compatible = "adi,adv7511w";
|
|
reg = <0x39>;
|
|
interrupts-extended = <&gpio1 15 IRQ_TYPE_LEVEL_LOW>;
|
|
clocks = <&osc4_clk>;
|
|
clock-names = "cec";
|
|
|
|
avdd-supply = <&fixedregulator1v8>;
|
|
dvdd-supply = <&fixedregulator1v8>;
|
|
pvdd-supply = <&fixedregulator1v8>;
|
|
dvdd-3v-supply = <&fixedregulator3v3>;
|
|
bgvdd-supply = <&fixedregulator1v8>;
|
|
|
|
adi,input-depth = <8>;
|
|
adi,input-colorspace = "rgb";
|
|
adi,input-clock = "1x";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
adv7511_in: endpoint {
|
|
remote-endpoint = <&du_out_rgb>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
adv7511_out: endpoint {
|
|
remote-endpoint = <&hdmi_con_out>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&iic3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&iic3_pins>, <&pmic_irq_pins>;
|
|
status = "okay";
|
|
|
|
pmic@58 {
|
|
compatible = "dlg,da9063";
|
|
reg = <0x58>;
|
|
interrupts-extended = <&irqc0 2 IRQ_TYPE_LEVEL_LOW>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
onkey {
|
|
compatible = "dlg,da9063-onkey";
|
|
};
|
|
|
|
rtc {
|
|
compatible = "dlg,da9063-rtc";
|
|
};
|
|
|
|
watchdog {
|
|
compatible = "dlg,da9063-watchdog";
|
|
};
|
|
};
|
|
|
|
vdd_dvfs: regulator@68 {
|
|
compatible = "dlg,da9210";
|
|
reg = <0x68>;
|
|
interrupts-extended = <&irqc0 2 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <1000000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
vdd: regulator@70 {
|
|
compatible = "dlg,da9210";
|
|
reg = <0x70>;
|
|
interrupts-extended = <&irqc0 2 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <1000000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
};
|
|
|
|
&pci0 {
|
|
status = "okay";
|
|
pinctrl-0 = <&usb0_pins>;
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
&usbphy {
|
|
status = "okay";
|
|
};
|