mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2025-08-26 20:18:15 +00:00

The Allwinner A523 SoC contains an NMI controller very close to the one used in the recent Allwinner SoCs, but it adds another bit that needs to be toggled to actually deliver the IRQs. Sigh. Add the A523 specific name to the list of allowed compatible strings. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Acked-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/all/20250307005712.16828-6-andre.przywara@arm.com
66 lines
1.4 KiB
YAML
66 lines
1.4 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/interrupt-controller/allwinner,sun7i-a20-sc-nmi.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Allwinner A20 Non-Maskable Interrupt Controller
|
|
|
|
maintainers:
|
|
- Chen-Yu Tsai <wens@csie.org>
|
|
- Maxime Ripard <mripard@kernel.org>
|
|
|
|
allOf:
|
|
- $ref: /schemas/interrupt-controller.yaml#
|
|
|
|
properties:
|
|
"#interrupt-cells":
|
|
const: 2
|
|
description:
|
|
The first cell is the IRQ number, the second cell the trigger
|
|
type as defined in interrupt.txt in this directory.
|
|
|
|
compatible:
|
|
oneOf:
|
|
- const: allwinner,sun6i-a31-sc-nmi
|
|
deprecated: true
|
|
- const: allwinner,sun7i-a20-sc-nmi
|
|
- const: allwinner,sun9i-a80-nmi
|
|
- const: allwinner,sun55i-a523-nmi
|
|
- items:
|
|
- enum:
|
|
- allwinner,sun8i-v3s-nmi
|
|
- allwinner,sun50i-a100-nmi
|
|
- allwinner,sun50i-h616-nmi
|
|
- const: allwinner,sun9i-a80-nmi
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
interrupt-controller: true
|
|
|
|
required:
|
|
- "#interrupt-cells"
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- interrupt-controller
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
interrupt-controller@1c00030 {
|
|
compatible = "allwinner,sun7i-a20-sc-nmi";
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x01c00030 0x0c>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 0 4>;
|
|
};
|
|
|
|
...
|