mirror of
				https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
				synced 2025-10-31 18:53:24 +00:00 
			
		
		
		
	 5b3b16880f
			
		
	
	
		5b3b16880f
		
	
	
	
	
		
			
			These are the rest of the new files needed to add OCTEON processor support to the Linux kernel. Other than Makefile and Kconfig which should be obvious, we have: csrc-octeon.c -- Clock source driver for OCTEON. dma-octeon.c -- Helper functions for mapping DMA memory. flash_setup.c -- Register on-board flash with the MTD subsystem. octeon-irq.c -- OCTEON interrupt controller managment. octeon-memcpy.S -- Optimized memcpy() implementation. serial.c -- Register 8250 platform driver and early console. setup.c -- Early architecture initialization. smp.c -- OCTEON SMP support. octeon_switch.S -- Scheduler context switch for OCTEON. c-octeon.c -- OCTEON cache controller support. cex-oct.S -- OCTEON cache exception handler. asm/mach-cavium-octeon/*.h -- Architecture include files. Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com> Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org> create mode 100644 arch/mips/cavium-octeon/Kconfig create mode 100644 arch/mips/cavium-octeon/Makefile create mode 100644 arch/mips/cavium-octeon/csrc-octeon.c create mode 100644 arch/mips/cavium-octeon/dma-octeon.c create mode 100644 arch/mips/cavium-octeon/flash_setup.c create mode 100644 arch/mips/cavium-octeon/octeon-irq.c create mode 100644 arch/mips/cavium-octeon/octeon-memcpy.S create mode 100644 arch/mips/cavium-octeon/serial.c create mode 100644 arch/mips/cavium-octeon/setup.c create mode 100644 arch/mips/cavium-octeon/smp.c create mode 100644 arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h create mode 100644 arch/mips/include/asm/mach-cavium-octeon/dma-coherence.h create mode 100644 arch/mips/include/asm/mach-cavium-octeon/irq.h create mode 100644 arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h create mode 100644 arch/mips/include/asm/mach-cavium-octeon/war.h create mode 100644 arch/mips/include/asm/octeon/octeon.h create mode 100644 arch/mips/kernel/octeon_switch.S create mode 100644 arch/mips/mm/c-octeon.c create mode 100644 arch/mips/mm/cex-oct.S
		
			
				
	
	
		
			27 lines
		
	
	
		
			897 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			27 lines
		
	
	
		
			897 B
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * This file is subject to the terms and conditions of the GNU General Public
 | |
|  * License.  See the file "COPYING" in the main directory of this archive
 | |
|  * for more details.
 | |
|  *
 | |
|  * Copyright (C) 2002, 2004, 2007 by Ralf Baechle <ralf@linux-mips.org>
 | |
|  * Copyright (C) 2008 Cavium Networks <support@caviumnetworks.com>
 | |
|  */
 | |
| #ifndef __ASM_MIPS_MACH_CAVIUM_OCTEON_WAR_H
 | |
| #define __ASM_MIPS_MACH_CAVIUM_OCTEON_WAR_H
 | |
| 
 | |
| #define R4600_V1_INDEX_ICACHEOP_WAR	0
 | |
| #define R4600_V1_HIT_CACHEOP_WAR	0
 | |
| #define R4600_V2_HIT_CACHEOP_WAR	0
 | |
| #define R5432_CP0_INTERRUPT_WAR		0
 | |
| #define BCM1250_M3_WAR			0
 | |
| #define SIBYTE_1956_WAR			0
 | |
| #define MIPS4K_ICACHE_REFILL_WAR	0
 | |
| #define MIPS_CACHE_SYNC_WAR		0
 | |
| #define TX49XX_ICACHE_INDEX_INV_WAR	0
 | |
| #define RM9000_CDEX_SMP_WAR		0
 | |
| #define ICACHE_REFILLS_WORKAROUND_WAR	0
 | |
| #define R10000_LLSC_WAR			0
 | |
| #define MIPS34K_MISSED_ITLB_WAR		0
 | |
| 
 | |
| #endif /* __ASM_MIPS_MACH_CAVIUM_OCTEON_WAR_H */
 |