mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-10-31 20:42:39 +00:00
fdd8b079e3
Symbols like SOFT_RESET are way too generic to be exported at large. To avoid this, let's move the mbus bridge register defines into a separate file and include it where needed. This affects mach-kirkwood, mach-loki, mach-mv78xx0 and mach-orion5x simultaneously as they all share code in plat-orion which relies on those defines. Some other defines have been moved to narrower scopes, or simply deleted when they had no user. This fixes compilation problem with mpt2sas on the above listed platforms. Signed-off-by: Nicolas Pitre <nico@marvell.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
84 lines
2.3 KiB
C
84 lines
2.3 KiB
C
/*
|
|
* arch/arm/mach-loki/include/mach/loki.h
|
|
*
|
|
* Generic definitions for Marvell Loki (88RC8480) SoC flavors
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_LOKI_H
|
|
#define __ASM_ARCH_LOKI_H
|
|
|
|
/*
|
|
* Marvell Loki (88RC8480) address maps.
|
|
*
|
|
* phys
|
|
* d0000000 on-chip peripheral registers
|
|
* e0000000 PCIe 0 Memory space
|
|
* e8000000 PCIe 1 Memory space
|
|
* f0000000 PCIe 0 I/O space
|
|
* f0100000 PCIe 1 I/O space
|
|
*
|
|
* virt phys size
|
|
* fed00000 d0000000 1M on-chip peripheral registers
|
|
* fee00000 f0000000 64K PCIe 0 I/O space
|
|
* fef00000 f0100000 64K PCIe 1 I/O space
|
|
*/
|
|
|
|
#define LOKI_REGS_PHYS_BASE 0xd0000000
|
|
#define LOKI_REGS_VIRT_BASE 0xfed00000
|
|
#define LOKI_REGS_SIZE SZ_1M
|
|
|
|
#define LOKI_PCIE0_IO_PHYS_BASE 0xf0000000
|
|
#define LOKI_PCIE0_IO_VIRT_BASE 0xfee00000
|
|
#define LOKI_PCIE0_IO_BUS_BASE 0x00000000
|
|
#define LOKI_PCIE0_IO_SIZE SZ_64K
|
|
|
|
#define LOKI_PCIE1_IO_PHYS_BASE 0xf0100000
|
|
#define LOKI_PCIE1_IO_VIRT_BASE 0xfef00000
|
|
#define LOKI_PCIE1_IO_BUS_BASE 0x00000000
|
|
#define LOKI_PCIE1_IO_SIZE SZ_64K
|
|
|
|
#define LOKI_PCIE0_MEM_PHYS_BASE 0xe0000000
|
|
#define LOKI_PCIE0_MEM_SIZE SZ_128M
|
|
|
|
#define LOKI_PCIE1_MEM_PHYS_BASE 0xe8000000
|
|
#define LOKI_PCIE1_MEM_SIZE SZ_128M
|
|
|
|
/*
|
|
* Register Map
|
|
*/
|
|
#define DEV_BUS_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0x10000)
|
|
#define DEV_BUS_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0x10000)
|
|
#define UART0_PHYS_BASE (DEV_BUS_PHYS_BASE | 0x2000)
|
|
#define UART0_VIRT_BASE (DEV_BUS_VIRT_BASE | 0x2000)
|
|
#define UART1_PHYS_BASE (DEV_BUS_PHYS_BASE | 0x2100)
|
|
#define UART1_VIRT_BASE (DEV_BUS_VIRT_BASE | 0x2100)
|
|
|
|
#define BRIDGE_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0x20000)
|
|
|
|
#define PCIE0_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0x30000)
|
|
|
|
#define PCIE1_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0x40000)
|
|
|
|
#define SAS0_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0x80000)
|
|
|
|
#define SAS1_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0x90000)
|
|
|
|
#define GE0_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0xa0000)
|
|
#define GE0_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0xa0000)
|
|
|
|
#define GE1_PHYS_BASE (LOKI_REGS_PHYS_BASE | 0xb0000)
|
|
#define GE1_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0xb0000)
|
|
|
|
#define DDR_VIRT_BASE (LOKI_REGS_VIRT_BASE | 0xf0000)
|
|
#define DDR_REG(x) (DDR_VIRT_BASE | (x))
|
|
|
|
|
|
#define GPIO_MAX 8
|
|
|
|
|
|
#endif
|