mirror of
				https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
				synced 2025-10-31 14:30:50 +00:00 
			
		
		
		
	 11b897cf84
			
		
	
	
		11b897cf84
		
	
	
	
	
		
			
			On Alchemy the PCMCIA area lies at the end of the chips 36bit system bus area. Currently, addresses at the far end of the 32bit area are assumed to belong to the PCMCIA area and fixed up to the real 36bit address before being passed to ioremap(). A previous commit enabled 64 bit physical size for the resource datatype on Alchemy and this allows to use the correct 36bit addresses when registering the PCMCIA sockets. This patch removes the 32-to-36bit address fixup and registers the Alchemy demo board pcmcia socket with the correct 36bit physical addresses. Tested on DB1200, with a CF card (ide-cs driver) and a 3c589 PCMCIA ethernet card. Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com> To: Linux-MIPS <linux-mips@linux-mips.org> Cc: Manuel Lauss <manuel.lauss@gmail.com> Patchwork: http://patchwork.linux-mips.org/patch/994/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
		
			
				
	
	
		
			92 lines
		
	
	
		
			3.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			92 lines
		
	
	
		
			3.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Copyright 2000, 2007-2008 MontaVista Software Inc.
 | |
|  * Author: MontaVista Software, Inc. <source@mvista.com
 | |
|  *
 | |
|  * Updates to 2.6, Pete Popov, Embedded Alley Solutions, Inc.
 | |
|  *
 | |
|  *  This program is free software; you can redistribute  it and/or modify it
 | |
|  *  under  the terms of  the GNU General  Public License as published by the
 | |
|  *  Free Software Foundation;  either version 2 of the  License, or (at your
 | |
|  *  option) any later version.
 | |
|  *
 | |
|  *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 | |
|  *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
 | |
|  *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
 | |
|  *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 | |
|  *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 | |
|  *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 | |
|  *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 | |
|  *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
 | |
|  *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 | |
|  *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 | |
|  *
 | |
|  *  You should have received a copy of the  GNU General Public License along
 | |
|  *  with this program; if not, write  to the Free Software Foundation, Inc.,
 | |
|  *  675 Mass Ave, Cambridge, MA 02139, USA.
 | |
|  */
 | |
| 
 | |
| #include <linux/init.h>
 | |
| #include <linux/ioport.h>
 | |
| #include <linux/jiffies.h>
 | |
| #include <linux/module.h>
 | |
| 
 | |
| #include <asm/mipsregs.h>
 | |
| #include <asm/time.h>
 | |
| 
 | |
| #include <au1000.h>
 | |
| 
 | |
| extern void __init board_setup(void);
 | |
| extern void set_cpuspec(void);
 | |
| 
 | |
| void __init plat_mem_setup(void)
 | |
| {
 | |
| 	unsigned long est_freq;
 | |
| 
 | |
| 	/* determine core clock */
 | |
| 	est_freq = au1xxx_calc_clock();
 | |
| 	est_freq += 5000;    /* round */
 | |
| 	est_freq -= est_freq % 10000;
 | |
| 	printk(KERN_INFO "(PRId %08x) @ %lu.%02lu MHz\n", read_c0_prid(),
 | |
| 	       est_freq / 1000000, ((est_freq % 1000000) * 100) / 1000000);
 | |
| 
 | |
| 	/* this is faster than wasting cycles trying to approximate it */
 | |
| 	preset_lpj = (est_freq >> 1) / HZ;
 | |
| 
 | |
| 	board_setup();  /* board specific setup */
 | |
| 
 | |
| 	if (au1xxx_cpu_needs_config_od())
 | |
| 		/* Various early Au1xx0 errata corrected by this */
 | |
| 		set_c0_config(1 << 19); /* Set Config[OD] */
 | |
| 	else
 | |
| 		/* Clear to obtain best system bus performance */
 | |
| 		clear_c0_config(1 << 19); /* Clear Config[OD] */
 | |
| 
 | |
| 	/* IO/MEM resources. */
 | |
| 	set_io_port_base(0);
 | |
| 	ioport_resource.start = IOPORT_RESOURCE_START;
 | |
| 	ioport_resource.end = IOPORT_RESOURCE_END;
 | |
| 	iomem_resource.start = IOMEM_RESOURCE_START;
 | |
| 	iomem_resource.end = IOMEM_RESOURCE_END;
 | |
| }
 | |
| 
 | |
| #if defined(CONFIG_64BIT_PHYS_ADDR) && defined(CONFIG_PCI)
 | |
| /* This routine should be valid for all Au1x based boards */
 | |
| phys_t __fixup_bigphys_addr(phys_t phys_addr, phys_t size)
 | |
| {
 | |
| 	u32 start = (u32)Au1500_PCI_MEM_START;
 | |
| 	u32 end   = (u32)Au1500_PCI_MEM_END;
 | |
| 
 | |
| 	/* Don't fixup 36-bit addresses */
 | |
| 	if ((phys_addr >> 32) != 0)
 | |
| 		return phys_addr;
 | |
| 
 | |
| 	/* Check for PCI memory window */
 | |
| 	if (phys_addr >= start && (phys_addr + size - 1) <= end)
 | |
| 		return (phys_t)((phys_addr - start) + Au1500_PCI_MEM_START);
 | |
| 
 | |
| 	/* default nop */
 | |
| 	return phys_addr;
 | |
| }
 | |
| EXPORT_SYMBOL(__fixup_bigphys_addr);
 | |
| #endif
 |