mirror of
				https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
				synced 2025-10-31 11:03:14 +00:00 
			
		
		
		
	 4e6d488af3
			
		
	
	
		4e6d488af3
		
	
	
	
	
		
			
			Otherwise more complicated uart configuration won't be possible. We can use r1 for tmp register for both head.S and debug.S. NOTE: This patch depends on another patch to add the the tmp register into all debug-macro.S files. That can be done with: $ sed -i -e "s/addruart,rx|addruart, rx/addruart, rx, tmp/" arch/arm/*/include/*/debug-macro.S Signed-off-by: Tony Lindgren <tony@atomide.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
		
			
				
	
	
		
			40 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
			
		
		
	
	
			40 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
| /*
 | |
|  * arch/arm/mach-at91/include/mach/debug-macro.S
 | |
|  *
 | |
|  *  Copyright (C) 2003-2005 SAN People
 | |
|  *
 | |
|  * Debugging macro include header
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of the GNU General Public License version 2 as
 | |
|  * published by the Free Software Foundation.
 | |
|  *
 | |
| */
 | |
| 
 | |
| #include <mach/hardware.h>
 | |
| #include <mach/at91_dbgu.h>
 | |
| 
 | |
| 	.macro	addruart, rx, tmp
 | |
| 	mrc	p15, 0, \rx, c1, c0
 | |
| 	tst	\rx, #1						@ MMU enabled?
 | |
| 	ldreq	\rx, =(AT91_BASE_SYS + AT91_DBGU)		@ System peripherals (phys address)
 | |
| 	ldrne	\rx, =(AT91_VA_BASE_SYS	+ AT91_DBGU)		@ System peripherals (virt address)
 | |
| 	.endm
 | |
| 
 | |
| 	.macro	senduart,rd,rx
 | |
| 	strb	\rd, [\rx, #(AT91_DBGU_THR - AT91_DBGU)]	@ Write to Transmitter Holding Register
 | |
| 	.endm
 | |
| 
 | |
| 	.macro	waituart,rd,rx
 | |
| 1001:	ldr	\rd, [\rx, #(AT91_DBGU_SR - AT91_DBGU)]		@ Read Status Register
 | |
| 	tst	\rd, #AT91_DBGU_TXRDY				@ DBGU_TXRDY = 1 when ready to transmit
 | |
| 	beq	1001b
 | |
| 	.endm
 | |
| 
 | |
| 	.macro	busyuart,rd,rx
 | |
| 1001:	ldr	\rd, [\rx, #(AT91_DBGU_SR - AT91_DBGU)]		@ Read Status Register
 | |
| 	tst	\rd, #AT91_DBGU_TXEMPTY				@ DBGU_TXEMPTY = 1 when transmission complete
 | |
| 	beq	1001b
 | |
| 	.endm
 | |
| 
 |