mirror of
				https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
				synced 2025-10-31 20:42:39 +00:00 
			
		
		
		
	 ec8c0446b6
			
		
	
	
		ec8c0446b6
		
	
	
	
	
		
			
			Virtually index, physically tagged cache architectures can get away without cache flushing when forking. This patch adds a new cache flushing function flush_cache_dup_mm(struct mm_struct *) which for the moment I've implemented to do the same thing on all architectures except on MIPS where it's a no-op. Signed-off-by: Ralf Baechle <ralf@linux-mips.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
		
			
				
	
	
		
			157 lines
		
	
	
		
			4.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			157 lines
		
	
	
		
			4.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| #ifndef _M68K_CACHEFLUSH_H
 | |
| #define _M68K_CACHEFLUSH_H
 | |
| 
 | |
| #include <linux/mm.h>
 | |
| 
 | |
| /* cache code */
 | |
| #define FLUSH_I_AND_D	(0x00000808)
 | |
| #define FLUSH_I		(0x00000008)
 | |
| 
 | |
| /*
 | |
|  * Cache handling functions
 | |
|  */
 | |
| 
 | |
| static inline void flush_icache(void)
 | |
| {
 | |
| 	if (CPU_IS_040_OR_060)
 | |
| 		asm volatile (	"nop\n"
 | |
| 			"	.chip	68040\n"
 | |
| 			"	cpusha	%bc\n"
 | |
| 			"	.chip	68k");
 | |
| 	else {
 | |
| 		unsigned long tmp;
 | |
| 		asm volatile (	"movec	%%cacr,%0\n"
 | |
| 			"	or.w	%1,%0\n"
 | |
| 			"	movec	%0,%%cacr"
 | |
| 			: "=&d" (tmp)
 | |
| 			: "id" (FLUSH_I));
 | |
| 	}
 | |
| }
 | |
| 
 | |
| /*
 | |
|  * invalidate the cache for the specified memory range.
 | |
|  * It starts at the physical address specified for
 | |
|  * the given number of bytes.
 | |
|  */
 | |
| extern void cache_clear(unsigned long paddr, int len);
 | |
| /*
 | |
|  * push any dirty cache in the specified memory range.
 | |
|  * It starts at the physical address specified for
 | |
|  * the given number of bytes.
 | |
|  */
 | |
| extern void cache_push(unsigned long paddr, int len);
 | |
| 
 | |
| /*
 | |
|  * push and invalidate pages in the specified user virtual
 | |
|  * memory range.
 | |
|  */
 | |
| extern void cache_push_v(unsigned long vaddr, int len);
 | |
| 
 | |
| /* This is needed whenever the virtual mapping of the current
 | |
|    process changes.  */
 | |
| #define __flush_cache_all()					\
 | |
| ({								\
 | |
| 	if (CPU_IS_040_OR_060)					\
 | |
| 		__asm__ __volatile__("nop\n\t"			\
 | |
| 				     ".chip 68040\n\t"		\
 | |
| 				     "cpusha %dc\n\t"		\
 | |
| 				     ".chip 68k");		\
 | |
| 	else {							\
 | |
| 		unsigned long _tmp;				\
 | |
| 		__asm__ __volatile__("movec %%cacr,%0\n\t"	\
 | |
| 				     "orw %1,%0\n\t"		\
 | |
| 				     "movec %0,%%cacr"		\
 | |
| 				     : "=&d" (_tmp)		\
 | |
| 				     : "di" (FLUSH_I_AND_D));	\
 | |
| 	}							\
 | |
| })
 | |
| 
 | |
| #define __flush_cache_030()					\
 | |
| ({								\
 | |
| 	if (CPU_IS_020_OR_030) {				\
 | |
| 		unsigned long _tmp;				\
 | |
| 		__asm__ __volatile__("movec %%cacr,%0\n\t"	\
 | |
| 				     "orw %1,%0\n\t"		\
 | |
| 				     "movec %0,%%cacr"		\
 | |
| 				     : "=&d" (_tmp)		\
 | |
| 				     : "di" (FLUSH_I_AND_D));	\
 | |
| 	}							\
 | |
| })
 | |
| 
 | |
| #define flush_cache_all() __flush_cache_all()
 | |
| 
 | |
| #define flush_cache_vmap(start, end)		flush_cache_all()
 | |
| #define flush_cache_vunmap(start, end)		flush_cache_all()
 | |
| 
 | |
| static inline void flush_cache_mm(struct mm_struct *mm)
 | |
| {
 | |
| 	if (mm == current->mm)
 | |
| 		__flush_cache_030();
 | |
| }
 | |
| 
 | |
| #define flush_cache_dup_mm(mm)			flush_cache_mm(mm)
 | |
| 
 | |
| /* flush_cache_range/flush_cache_page must be macros to avoid
 | |
|    a dependency on linux/mm.h, which includes this file... */
 | |
| static inline void flush_cache_range(struct vm_area_struct *vma,
 | |
| 				     unsigned long start,
 | |
| 				     unsigned long end)
 | |
| {
 | |
| 	if (vma->vm_mm == current->mm)
 | |
| 	        __flush_cache_030();
 | |
| }
 | |
| 
 | |
| static inline void flush_cache_page(struct vm_area_struct *vma, unsigned long vmaddr, unsigned long pfn)
 | |
| {
 | |
| 	if (vma->vm_mm == current->mm)
 | |
| 	        __flush_cache_030();
 | |
| }
 | |
| 
 | |
| 
 | |
| /* Push the page at kernel virtual address and clear the icache */
 | |
| /* RZ: use cpush %bc instead of cpush %dc, cinv %ic */
 | |
| static inline void __flush_page_to_ram(void *vaddr)
 | |
| {
 | |
| 	if (CPU_IS_040_OR_060) {
 | |
| 		__asm__ __volatile__("nop\n\t"
 | |
| 				     ".chip 68040\n\t"
 | |
| 				     "cpushp %%bc,(%0)\n\t"
 | |
| 				     ".chip 68k"
 | |
| 				     : : "a" (__pa(vaddr)));
 | |
| 	} else {
 | |
| 		unsigned long _tmp;
 | |
| 		__asm__ __volatile__("movec %%cacr,%0\n\t"
 | |
| 				     "orw %1,%0\n\t"
 | |
| 				     "movec %0,%%cacr"
 | |
| 				     : "=&d" (_tmp)
 | |
| 				     : "di" (FLUSH_I));
 | |
| 	}
 | |
| }
 | |
| 
 | |
| #define flush_dcache_page(page)		__flush_page_to_ram(page_address(page))
 | |
| #define flush_dcache_mmap_lock(mapping)		do { } while (0)
 | |
| #define flush_dcache_mmap_unlock(mapping)	do { } while (0)
 | |
| #define flush_icache_page(vma, page)	__flush_page_to_ram(page_address(page))
 | |
| 
 | |
| extern void flush_icache_user_range(struct vm_area_struct *vma, struct page *page,
 | |
| 				    unsigned long addr, int len);
 | |
| extern void flush_icache_range(unsigned long address, unsigned long endaddr);
 | |
| 
 | |
| static inline void copy_to_user_page(struct vm_area_struct *vma,
 | |
| 				     struct page *page, unsigned long vaddr,
 | |
| 				     void *dst, void *src, int len)
 | |
| {
 | |
| 	flush_cache_page(vma, vaddr, page_to_pfn(page));
 | |
| 	memcpy(dst, src, len);
 | |
| 	flush_icache_user_range(vma, page, vaddr, len);
 | |
| }
 | |
| static inline void copy_from_user_page(struct vm_area_struct *vma,
 | |
| 				       struct page *page, unsigned long vaddr,
 | |
| 				       void *dst, void *src, int len)
 | |
| {
 | |
| 	flush_cache_page(vma, vaddr, page_to_pfn(page));
 | |
| 	memcpy(dst, src, len);
 | |
| }
 | |
| 
 | |
| #endif /* _M68K_CACHEFLUSH_H */
 |