mirror of
				https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
				synced 2025-10-31 16:38:31 +00:00 
			
		
		
		
	 a9d43091c5
			
		
	
	
		a9d43091c5
		
	
	
	
	
		
			
			Signed-off-by: Lothar Wassmann <LW@KARO-electronics.de> Signed-off-by: Michael Hennerich <michael.hennerich@analog.com> Signed-off-by: Bryan Wu <cooloney@kernel.org> Signed-off-by: Mike Frysinger <vapier@gentoo.org> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
		
			
				
	
	
		
			47 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			47 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * board initialization code should put one of these into dev->platform_data
 | |
|  * and place the isp1362 onto platform_bus.
 | |
|  */
 | |
| 
 | |
| #ifndef __LINUX_USB_ISP1362_H__
 | |
| #define __LINUX_USB_ISP1362_H__
 | |
| 
 | |
| struct isp1362_platform_data {
 | |
| 	/* Enable internal pulldown resistors on downstream ports */
 | |
| 	unsigned sel15Kres:1;
 | |
| 	/* Clock cannot be stopped */
 | |
| 	unsigned clknotstop:1;
 | |
| 	/* On-chip overcurrent protection */
 | |
| 	unsigned oc_enable:1;
 | |
| 	/* INT output polarity */
 | |
| 	unsigned int_act_high:1;
 | |
| 	/* INT edge or level triggered */
 | |
| 	unsigned int_edge_triggered:1;
 | |
| 	/* DREQ output polarity */
 | |
| 	unsigned dreq_act_high:1;
 | |
| 	/* DACK input polarity */
 | |
| 	unsigned dack_act_high:1;
 | |
| 	/* chip can be resumed via H_WAKEUP pin */
 | |
| 	unsigned remote_wakeup_connected:1;
 | |
| 	/* Switch or not to switch (keep always powered) */
 | |
| 	unsigned no_power_switching:1;
 | |
| 	/* Ganged port power switching (0) or individual port power switching (1) */
 | |
| 	unsigned power_switching_mode:1;
 | |
| 	/* Given port_power, msec/2 after power on till power good */
 | |
| 	u8 potpg;
 | |
| 	/* Hardware reset set/clear */
 | |
| 	void (*reset) (struct device *dev, int set);
 | |
| 	/* Clock start/stop */
 | |
| 	void (*clock) (struct device *dev, int start);
 | |
| 	/* Inter-io delay (ns). The chip is picky about access timings; it
 | |
| 	 * expects at least:
 | |
| 	 * 110ns delay between consecutive accesses to DATA_REG,
 | |
| 	 * 300ns delay between access to ADDR_REG and DATA_REG (registers)
 | |
| 	 * 462ns delay between access to ADDR_REG and DATA_REG (buffer memory)
 | |
| 	 * WE MUST NOT be activated during these intervals (even without CS!)
 | |
| 	 */
 | |
| 	void (*delay) (struct device *dev, unsigned int delay);
 | |
| };
 | |
| 
 | |
| #endif
 |