mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-10-30 23:50:07 +00:00
d5c4d1930c
The array we use will vary depending on whether or not we are to go to lower power or not. The default values (iniPcieSerdes) are a copy or what go into the registers through the INI files. Cc: Aeolus Yang <aeolus.yang@atheros.com> Cc: Madhan Jaganathan <madhan.jaganathan@atheros.com> Signed-off-by: Luis R. Rodriguez <lrodriguez@atheros.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
339 lines
10 KiB
C
339 lines
10 KiB
C
/*
|
|
* Copyright (c) 2008-2010 Atheros Communications Inc.
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#include "hw.h"
|
|
#include "ar9003_mac.h"
|
|
#include "ar9003_2p0_initvals.h"
|
|
#include "ar9003_2p2_initvals.h"
|
|
|
|
/* General hardware code for the AR9003 hadware family */
|
|
|
|
static bool ar9003_hw_macversion_supported(u32 macversion)
|
|
{
|
|
switch (macversion) {
|
|
case AR_SREV_VERSION_9300:
|
|
return true;
|
|
default:
|
|
break;
|
|
}
|
|
return false;
|
|
}
|
|
|
|
/* AR9003 2.0 */
|
|
static void ar9003_2p0_hw_init_mode_regs(struct ath_hw *ah)
|
|
{
|
|
/* mac */
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE],
|
|
ar9300_2p0_mac_core,
|
|
ARRAY_SIZE(ar9300_2p0_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9300_2p0_mac_postamble,
|
|
ARRAY_SIZE(ar9300_2p0_mac_postamble), 5);
|
|
|
|
/* bb */
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9300_2p0_baseband_core,
|
|
ARRAY_SIZE(ar9300_2p0_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9300_2p0_baseband_postamble,
|
|
ARRAY_SIZE(ar9300_2p0_baseband_postamble), 5);
|
|
|
|
/* radio */
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9300_2p0_radio_core,
|
|
ARRAY_SIZE(ar9300_2p0_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST],
|
|
ar9300_2p0_radio_postamble,
|
|
ARRAY_SIZE(ar9300_2p0_radio_postamble), 5);
|
|
|
|
/* soc */
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9300_2p0_soc_preamble,
|
|
ARRAY_SIZE(ar9300_2p0_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9300_2p0_soc_postamble,
|
|
ARRAY_SIZE(ar9300_2p0_soc_postamble), 5);
|
|
|
|
/* rx/tx gain */
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_rx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9300Common_rx_gain_table_2p0), 2);
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_lowest_ob_db_tx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9300Modes_lowest_ob_db_tx_gain_table_2p0),
|
|
5);
|
|
|
|
/* Load PCIE SERDES settings from INI */
|
|
|
|
/* Awake Setting */
|
|
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdes,
|
|
ar9300PciePhy_pll_on_clkreq_disable_L1_2p0,
|
|
ARRAY_SIZE(ar9300PciePhy_pll_on_clkreq_disable_L1_2p0),
|
|
2);
|
|
|
|
/* Sleep Setting */
|
|
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdesLowPower,
|
|
ar9300PciePhy_clkreq_enable_L1_2p0,
|
|
ARRAY_SIZE(ar9300PciePhy_clkreq_enable_L1_2p0),
|
|
2);
|
|
|
|
/* Fast clock modal settings */
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9300Modes_fast_clock_2p0,
|
|
ARRAY_SIZE(ar9300Modes_fast_clock_2p0),
|
|
3);
|
|
}
|
|
|
|
/* AR9003 2.2 */
|
|
static void ar9003_2p2_hw_init_mode_regs(struct ath_hw *ah)
|
|
{
|
|
/* mac */
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE],
|
|
ar9300_2p2_mac_core,
|
|
ARRAY_SIZE(ar9300_2p2_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9300_2p2_mac_postamble,
|
|
ARRAY_SIZE(ar9300_2p2_mac_postamble), 5);
|
|
|
|
/* bb */
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9300_2p2_baseband_core,
|
|
ARRAY_SIZE(ar9300_2p2_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9300_2p2_baseband_postamble,
|
|
ARRAY_SIZE(ar9300_2p2_baseband_postamble), 5);
|
|
|
|
/* radio */
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9300_2p2_radio_core,
|
|
ARRAY_SIZE(ar9300_2p2_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST],
|
|
ar9300_2p2_radio_postamble,
|
|
ARRAY_SIZE(ar9300_2p2_radio_postamble), 5);
|
|
|
|
/* soc */
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9300_2p2_soc_preamble,
|
|
ARRAY_SIZE(ar9300_2p2_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9300_2p2_soc_postamble,
|
|
ARRAY_SIZE(ar9300_2p2_soc_postamble), 5);
|
|
|
|
/* rx/tx gain */
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_rx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Common_rx_gain_table_2p2), 2);
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_lowest_ob_db_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_lowest_ob_db_tx_gain_table_2p2),
|
|
5);
|
|
|
|
/* Load PCIE SERDES settings from INI */
|
|
|
|
/* Awake Setting */
|
|
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdes,
|
|
ar9300PciePhy_pll_on_clkreq_disable_L1_2p2,
|
|
ARRAY_SIZE(ar9300PciePhy_pll_on_clkreq_disable_L1_2p2),
|
|
2);
|
|
|
|
/* Sleep Setting */
|
|
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdesLowPower,
|
|
ar9300PciePhy_clkreq_enable_L1_2p2,
|
|
ARRAY_SIZE(ar9300PciePhy_clkreq_enable_L1_2p2),
|
|
2);
|
|
|
|
/* Fast clock modal settings */
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9300Modes_fast_clock_2p2,
|
|
ARRAY_SIZE(ar9300Modes_fast_clock_2p2),
|
|
3);
|
|
}
|
|
|
|
/*
|
|
* The AR9003 family uses a new INI format (pre, core, post
|
|
* arrays per subsystem).
|
|
*/
|
|
static void ar9003_hw_init_mode_regs(struct ath_hw *ah)
|
|
{
|
|
if (AR_SREV_9300_20(ah))
|
|
ar9003_2p0_hw_init_mode_regs(ah);
|
|
else
|
|
ar9003_2p2_hw_init_mode_regs(ah);
|
|
}
|
|
|
|
static void ar9003_tx_gain_table_apply(struct ath_hw *ah)
|
|
{
|
|
switch (ar9003_hw_get_tx_gain_idx(ah)) {
|
|
case 0:
|
|
default:
|
|
if (AR_SREV_9300_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_lowest_ob_db_tx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9300Modes_lowest_ob_db_tx_gain_table_2p0),
|
|
5);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_lowest_ob_db_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_lowest_ob_db_tx_gain_table_2p2),
|
|
5);
|
|
break;
|
|
case 1:
|
|
if (AR_SREV_9300_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_high_ob_db_tx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9300Modes_high_ob_db_tx_gain_table_2p0),
|
|
5);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_high_ob_db_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_high_ob_db_tx_gain_table_2p2),
|
|
5);
|
|
break;
|
|
case 2:
|
|
if (AR_SREV_9300_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_low_ob_db_tx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9300Modes_low_ob_db_tx_gain_table_2p0),
|
|
5);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_low_ob_db_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_low_ob_db_tx_gain_table_2p2),
|
|
5);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void ar9003_rx_gain_table_apply(struct ath_hw *ah)
|
|
{
|
|
switch (ar9003_hw_get_rx_gain_idx(ah)) {
|
|
case 0:
|
|
default:
|
|
if (AR_SREV_9300_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_rx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9300Common_rx_gain_table_2p0),
|
|
2);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_rx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Common_rx_gain_table_2p2),
|
|
2);
|
|
break;
|
|
case 1:
|
|
if (AR_SREV_9300_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_wo_xlna_rx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9300Common_wo_xlna_rx_gain_table_2p0),
|
|
2);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_wo_xlna_rx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Common_wo_xlna_rx_gain_table_2p2),
|
|
2);
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* set gain table pointers according to values read from the eeprom */
|
|
static void ar9003_hw_init_mode_gain_regs(struct ath_hw *ah)
|
|
{
|
|
ar9003_tx_gain_table_apply(ah);
|
|
ar9003_rx_gain_table_apply(ah);
|
|
}
|
|
|
|
/*
|
|
* Helper for ASPM support.
|
|
*
|
|
* Disable PLL when in L0s as well as receiver clock when in L1.
|
|
* This power saving option must be enabled through the SerDes.
|
|
*
|
|
* Programming the SerDes must go through the same 288 bit serial shift
|
|
* register as the other analog registers. Hence the 9 writes.
|
|
*/
|
|
static void ar9003_hw_configpcipowersave(struct ath_hw *ah,
|
|
int restore,
|
|
int power_off)
|
|
{
|
|
if (ah->is_pciexpress != true)
|
|
return;
|
|
|
|
/* Do not touch SerDes registers */
|
|
if (ah->config.pcie_powersave_enable == 2)
|
|
return;
|
|
|
|
/* Nothing to do on restore for 11N */
|
|
if (!restore) {
|
|
/* set bit 19 to allow forcing of pcie core into L1 state */
|
|
REG_SET_BIT(ah, AR_PCIE_PM_CTRL, AR_PCIE_PM_CTRL_ENA);
|
|
|
|
/* Several PCIe massages to ensure proper behaviour */
|
|
if (ah->config.pcie_waen)
|
|
REG_WRITE(ah, AR_WA, ah->config.pcie_waen);
|
|
else
|
|
REG_WRITE(ah, AR_WA, ah->WARegVal);
|
|
}
|
|
|
|
/*
|
|
* Configire PCIE after Ini init. SERDES values now come from ini file
|
|
* This enables PCIe low power mode.
|
|
*/
|
|
if (ah->config.pcieSerDesWrite) {
|
|
unsigned int i;
|
|
struct ar5416IniArray *array;
|
|
|
|
array = power_off ? &ah->iniPcieSerdes :
|
|
&ah->iniPcieSerdesLowPower;
|
|
|
|
for (i = 0; i < array->ia_rows; i++) {
|
|
REG_WRITE(ah,
|
|
INI_RA(array, i, 0),
|
|
INI_RA(array, i, 1));
|
|
}
|
|
}
|
|
}
|
|
|
|
/* Sets up the AR9003 hardware familiy callbacks */
|
|
void ar9003_hw_attach_ops(struct ath_hw *ah)
|
|
{
|
|
struct ath_hw_private_ops *priv_ops = ath9k_hw_private_ops(ah);
|
|
struct ath_hw_ops *ops = ath9k_hw_ops(ah);
|
|
|
|
priv_ops->init_mode_regs = ar9003_hw_init_mode_regs;
|
|
priv_ops->init_mode_gain_regs = ar9003_hw_init_mode_gain_regs;
|
|
priv_ops->macversion_supported = ar9003_hw_macversion_supported;
|
|
|
|
ops->config_pci_powersave = ar9003_hw_configpcipowersave;
|
|
|
|
ar9003_hw_attach_phy_ops(ah);
|
|
ar9003_hw_attach_calib_ops(ah);
|
|
ar9003_hw_attach_mac_ops(ah);
|
|
|
|
ath9k_hw_attach_ani_ops_new(ah);
|
|
}
|