mirror of
				https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
				synced 2025-10-31 16:38:31 +00:00 
			
		
		
		
	 426ab49b33
			
		
	
	
		426ab49b33
		
	
	
	
	
		
			
			These GPIO bank offsets are useful when define a gpio number. E.G. when GPIO PORTC pin 6 is used for irq request pin of external expanding device, we can define it like: #define EXP_PARENT_IRQ_PIN (GPIO_PORTC + 6) Signed-off-by: Jason Wang <jason77.wang@gmail.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
		
			
				
	
	
		
			125 lines
		
	
	
		
			3.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			125 lines
		
	
	
		
			3.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Copyright (C) 2009 by Jan Weitzel Phytec Messtechnik GmbH,
 | |
|  *			<armlinux@phytec.de>
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or
 | |
|  * modify it under the terms of the GNU General Public License
 | |
|  * as published by the Free Software Foundation; either version 2
 | |
|  * of the License, or (at your option) any later version.
 | |
|  * This program is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | |
|  * GNU General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License
 | |
|  * along with this program; if not, write to the Free Software
 | |
|  * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
 | |
|  * MA 02110-1301, USA.
 | |
|  */
 | |
| 
 | |
| #ifndef __MACH_IOMUX_V3_H__
 | |
| #define __MACH_IOMUX_V3_H__
 | |
| 
 | |
| /*
 | |
|  *	build IOMUX_PAD structure
 | |
|  *
 | |
|  * This iomux scheme is based around pads, which are the physical balls
 | |
|  * on the processor.
 | |
|  *
 | |
|  * - Each pad has a pad control register (IOMUXC_SW_PAD_CTRL_x) which controls
 | |
|  *   things like driving strength and pullup/pulldown.
 | |
|  * - Each pad can have but not necessarily does have an output routing register
 | |
|  *   (IOMUXC_SW_MUX_CTL_PAD_x).
 | |
|  * - Each pad can have but not necessarily does have an input routing register
 | |
|  *   (IOMUXC_x_SELECT_INPUT)
 | |
|  *
 | |
|  * The three register sets do not have a fixed offset to each other,
 | |
|  * hence we order this table by pad control registers (which all pads
 | |
|  * have) and put the optional i/o routing registers into additional
 | |
|  * fields.
 | |
|  *
 | |
|  * The naming convention for the pad modes is MX35_PAD_<padname>__<padmode>
 | |
|  * If <padname> or <padmode> refers to a GPIO, it is named
 | |
|  * GPIO_<unit>_<num>
 | |
|  *
 | |
|  */
 | |
| 
 | |
| struct pad_desc {
 | |
| 	unsigned mux_ctrl_ofs:12; /* IOMUXC_SW_MUX_CTL_PAD offset */
 | |
| 	unsigned mux_mode:8;
 | |
| 	unsigned pad_ctrl_ofs:12; /* IOMUXC_SW_PAD_CTRL offset */
 | |
| #define	NO_PAD_CTRL	(1 << 16)
 | |
| 	unsigned pad_ctrl:17;
 | |
| 	unsigned select_input_ofs:12; /* IOMUXC_SELECT_INPUT offset */
 | |
| 	unsigned select_input:3;
 | |
| };
 | |
| 
 | |
| #define IOMUX_PAD(_pad_ctrl_ofs, _mux_ctrl_ofs, _mux_mode, _select_input_ofs, \
 | |
| 		_select_input, _pad_ctrl)				\
 | |
| 		{							\
 | |
| 			.mux_ctrl_ofs     = _mux_ctrl_ofs,		\
 | |
| 			.mux_mode         = _mux_mode,			\
 | |
| 			.pad_ctrl_ofs     = _pad_ctrl_ofs,		\
 | |
| 			.pad_ctrl         = _pad_ctrl,			\
 | |
| 			.select_input_ofs = _select_input_ofs,		\
 | |
| 			.select_input     = _select_input,		\
 | |
| 		}
 | |
| 
 | |
| /*
 | |
|  * Use to set PAD control
 | |
|  */
 | |
| 
 | |
| #define PAD_CTL_DVS			(1 << 13)
 | |
| #define PAD_CTL_HYS			(1 << 8)
 | |
| 
 | |
| #define PAD_CTL_PKE			(1 << 7)
 | |
| #define PAD_CTL_PUE			(1 << 6)
 | |
| #define PAD_CTL_PUS_100K_DOWN		(0 << 4)
 | |
| #define PAD_CTL_PUS_47K_UP		(1 << 4)
 | |
| #define PAD_CTL_PUS_100K_UP		(2 << 4)
 | |
| #define PAD_CTL_PUS_22K_UP		(3 << 4)
 | |
| 
 | |
| #define PAD_CTL_ODE			(1 << 3)
 | |
| 
 | |
| #define PAD_CTL_DSE_LOW			(0 << 1)
 | |
| #define PAD_CTL_DSE_MED			(1 << 1)
 | |
| #define PAD_CTL_DSE_HIGH		(2 << 1)
 | |
| #define PAD_CTL_DSE_MAX			(3 << 1)
 | |
| 
 | |
| #define PAD_CTL_SRE_FAST		(1 << 0)
 | |
| #define PAD_CTL_SRE_SLOW		(0 << 0)
 | |
| 
 | |
| 
 | |
| #define MX51_NUM_GPIO_PORT	4
 | |
| 
 | |
| #define GPIO_PIN_MASK 0x1f
 | |
| 
 | |
| #define GPIO_PORT_SHIFT 5
 | |
| #define GPIO_PORT_MASK (0x7 << GPIO_PORT_SHIFT)
 | |
| 
 | |
| #define GPIO_PORTA	(0 << GPIO_PORT_SHIFT)
 | |
| #define GPIO_PORTB	(1 << GPIO_PORT_SHIFT)
 | |
| #define GPIO_PORTC	(2 << GPIO_PORT_SHIFT)
 | |
| #define GPIO_PORTD	(3 << GPIO_PORT_SHIFT)
 | |
| #define GPIO_PORTE	(4 << GPIO_PORT_SHIFT)
 | |
| #define GPIO_PORTF	(5 << GPIO_PORT_SHIFT)
 | |
| 
 | |
| /*
 | |
|  * setups a single pad in the iomuxer
 | |
|  */
 | |
| int mxc_iomux_v3_setup_pad(struct pad_desc *pad);
 | |
| 
 | |
| /*
 | |
|  * setups mutliple pads
 | |
|  * convenient way to call the above function with tables
 | |
|  */
 | |
| int mxc_iomux_v3_setup_multiple_pads(struct pad_desc *pad_list, unsigned count);
 | |
| 
 | |
| /*
 | |
|  * Initialise the iomux controller
 | |
|  */
 | |
| void mxc_iomux_v3_init(void __iomem *iomux_v3_base);
 | |
| 
 | |
| #endif /* __MACH_IOMUX_V3_H__*/
 | |
| 
 |