mirror of
				https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
				synced 2025-10-31 01:24:43 +00:00 
			
		
		
		
	 83ccf69d8f
			
		
	
	
		83ccf69d8f
		
	
	
	
	
		
			
			Adds a new cpu type for the JZ4740 to the Linux MIPS architecture code. It also adds the iomem addresses for the different components found on a JZ4740 SoC. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> Cc: linux-mips@linux-mips.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/1464/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
		
			
				
	
	
		
			52 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			52 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * This file is subject to the terms and conditions of the GNU General Public
 | |
|  * License.  See the file "COPYING" in the main directory of this archive
 | |
|  * for more details.
 | |
|  *
 | |
|  */
 | |
| #ifndef __ASM_MACH_JZ4740_CPU_FEATURE_OVERRIDES_H
 | |
| #define __ASM_MACH_JZ4740_CPU_FEATURE_OVERRIDES_H
 | |
| 
 | |
| #define cpu_has_tlb 1
 | |
| #define cpu_has_4kex		1
 | |
| #define cpu_has_3k_cache	0
 | |
| #define cpu_has_4k_cache	1
 | |
| #define cpu_has_tx39_cache	0
 | |
| #define cpu_has_fpu		0
 | |
| #define cpu_has_32fpr	0
 | |
| #define cpu_has_counter		0
 | |
| #define cpu_has_watch		1
 | |
| #define cpu_has_divec		1
 | |
| #define cpu_has_vce		0
 | |
| #define cpu_has_cache_cdex_p	0
 | |
| #define cpu_has_cache_cdex_s	0
 | |
| #define cpu_has_prefetch	1
 | |
| #define cpu_has_mcheck 1
 | |
| #define cpu_has_ejtag 1
 | |
| #define cpu_has_llsc		1
 | |
| #define cpu_has_mips16 0
 | |
| #define cpu_has_mdmx 0
 | |
| #define cpu_has_mips3d 0
 | |
| #define cpu_has_smartmips 0
 | |
| #define kernel_uses_llsc	1
 | |
| #define cpu_has_vtag_icache	1
 | |
| #define cpu_has_dc_aliases	0
 | |
| #define cpu_has_ic_fills_f_dc	0
 | |
| #define cpu_has_pindexed_dcache 0
 | |
| #define cpu_has_mips32r1	1
 | |
| #define cpu_has_mips32r2	0
 | |
| #define cpu_has_mips64r1	0
 | |
| #define cpu_has_mips64r2	0
 | |
| #define cpu_has_dsp		0
 | |
| #define cpu_has_mipsmt		0
 | |
| #define cpu_has_userlocal	0
 | |
| #define cpu_has_nofpuex 0
 | |
| #define cpu_has_64bits		0
 | |
| #define cpu_has_64bit_zero_reg 0
 | |
| #define cpu_has_inclusive_pcaches 0
 | |
| 
 | |
| #define cpu_dcache_line_size()	32
 | |
| #define cpu_icache_line_size()	32
 | |
| 
 | |
| #endif
 |