mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 23:46:45 +00:00
321e0ffa1a
Update events from v1.15 to v1.16. Update TMA metrics from v4.7 to v4.8. Bring in the event updates v1.16:43f3b8d6f8The TMA 4.8 information was added in:59194d4d90Add counter information. The most recent RFC patch set using this information: https://lore.kernel.org/lkml/20240412210756.309828-1-weilin.wang@intel.com/ Co-authored-by: Weilin Wang <weilin.wang@intel.com> Co-authored-by: Caleb Biggers <caleb.biggers@intel.com> Signed-off-by: Ian Rogers <irogers@google.com> Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Cc: Alexandre Torgue <alexandre.torgue@foss.st.com> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Signed-off-by: Namhyung Kim <namhyung@kernel.org> Link: https://lore.kernel.org/r/20240620181752.3945845-35-irogers@google.com
40 lines
1.9 KiB
JSON
40 lines
1.9 KiB
JSON
[
|
|
{
|
|
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x28",
|
|
"EventName": "CORE_POWER.LVL0_TURBO_LICENSE",
|
|
"PublicDescription": "Counts Core cycles where the core was running with power-delivery for baseline license level 0. This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x7"
|
|
},
|
|
{
|
|
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x28",
|
|
"EventName": "CORE_POWER.LVL1_TURBO_LICENSE",
|
|
"PublicDescription": "Counts Core cycles where the core was running with power-delivery for license level 1. This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x18"
|
|
},
|
|
{
|
|
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x28",
|
|
"EventName": "CORE_POWER.LVL2_TURBO_LICENSE",
|
|
"PublicDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server microarchitecture). This includes high current AVX 512-bit instructions.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x20"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts streaming stores that have any type of response.",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10800",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
}
|
|
]
|