mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-02 08:32:55 +00:00

Update events from v58 to v59. Update TMA metrics from v4.7 to v4.8. Bring in the event updates v59:5d36f1835b
The TMA 4.8 information was added in:59194d4d90
Add counter information. The most recent RFC patch set using this information: https://lore.kernel.org/lkml/20240412210756.309828-1-weilin.wang@intel.com/ Adds the event SW_PREFETCH_ACCESS.ANY. Co-authored-by: Weilin Wang <weilin.wang@intel.com> Co-authored-by: Caleb Biggers <caleb.biggers@intel.com> Signed-off-by: Ian Rogers <irogers@google.com> Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Cc: Alexandre Torgue <alexandre.torgue@foss.st.com> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Signed-off-by: Namhyung Kim <namhyung@kernel.org> Link: https://lore.kernel.org/r/20240620181752.3945845-32-irogers@google.com
20 lines
632 B
JSON
20 lines
632 B
JSON
[
|
|
{
|
|
"BriefDescription": "Number of hardware interrupts received by the processor.",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0xCB",
|
|
"EventName": "HW_INTERRUPTS.RECEIVED",
|
|
"PublicDescription": "Counts the number of hardware interruptions received by the processor.",
|
|
"SampleAfterValue": "203",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "MEMORY_DISAMBIGUATION.HISTORY_RESET",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x09",
|
|
"EventName": "MEMORY_DISAMBIGUATION.HISTORY_RESET",
|
|
"SampleAfterValue": "2000003",
|
|
"UMask": "0x1"
|
|
}
|
|
]
|