mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 23:46:45 +00:00
c7453cb57b
Update event topic moving other topic events to cache and virtual memory. Signed-off-by: Ian Rogers <irogers@google.com> Tested-by: Thomas Falcon <thomas.falcon@intel.com> Cc: Adrian Hunter <adrian.hunter@intel.com> Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com> Cc: Alexandre Torgue <alexandre.torgue@foss.st.com> Cc: Andreas Färber <afaerber@suse.de> Cc: Caleb Biggers <caleb.biggers@intel.com> Cc: Ingo Molnar <mingo@redhat.com> Cc: Jiri Olsa <jolsa@kernel.org> Cc: Kan Liang <kan.liang@linux.intel.com> Cc: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Cc: Namhyung Kim <namhyung@kernel.org> Cc: Perry Taylor <perry.taylor@intel.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Weilin Wang <weilin.wang@intel.com> Link: https://lore.kernel.org/r/20250328175006.43110-24-irogers@google.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
118 lines
3.3 KiB
JSON
118 lines
3.3 KiB
JSON
[
|
|
{
|
|
"BriefDescription": "DTLB load misses",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x8",
|
|
"EventName": "DTLB_LOAD_MISSES.ANY",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "DTLB load miss caused by low part of address",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x8",
|
|
"EventName": "DTLB_LOAD_MISSES.PDE_MISS",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x20"
|
|
},
|
|
{
|
|
"BriefDescription": "DTLB second level hit",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x8",
|
|
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
|
"SampleAfterValue": "2000000",
|
|
"UMask": "0x10"
|
|
},
|
|
{
|
|
"BriefDescription": "DTLB load miss page walks complete",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x8",
|
|
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "DTLB misses",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x49",
|
|
"EventName": "DTLB_MISSES.ANY",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "DTLB first level misses but second level hit",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x49",
|
|
"EventName": "DTLB_MISSES.STLB_HIT",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x10"
|
|
},
|
|
{
|
|
"BriefDescription": "DTLB miss page walks",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x49",
|
|
"EventName": "DTLB_MISSES.WALK_COMPLETED",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "ITLB flushes",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0xAE",
|
|
"EventName": "ITLB_FLUSH",
|
|
"SampleAfterValue": "2000000",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "ITLB miss",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x85",
|
|
"EventName": "ITLB_MISSES.ANY",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "ITLB miss page walks",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x85",
|
|
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "Retired instructions that missed the ITLB (Precise Event)",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0xC8",
|
|
"EventName": "ITLB_MISS_RETIRED",
|
|
"PEBS": "1",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x20"
|
|
},
|
|
{
|
|
"BriefDescription": "Large ITLB hit",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0x82",
|
|
"EventName": "LARGE_ITLB.HIT",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Retired loads that miss the DTLB (Precise Event)",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0xCB",
|
|
"EventName": "MEM_LOAD_RETIRED.DTLB_MISS",
|
|
"PEBS": "1",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x80"
|
|
},
|
|
{
|
|
"BriefDescription": "Retired stores that miss the DTLB (Precise Event)",
|
|
"Counter": "0,1,2,3",
|
|
"EventCode": "0xC",
|
|
"EventName": "MEM_STORE_RETIRED.DTLB_MISS",
|
|
"PEBS": "1",
|
|
"SampleAfterValue": "200000",
|
|
"UMask": "0x1"
|
|
}
|
|
]
|