mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 23:46:45 +00:00
ab22eea35f
The ITLB Instruction Fetch Hits event isn't documented even in later
zen1 PPRs, but it seems to count correctly on zen1 hardware.
Add it to zen1 group so zen1 users can use the upcoming IC Fetch Miss
Ratio Metric.
The IF1G, 1IF2M, IF4K (Instruction fetches to a 1 GB, 2 MB, and 4K page)
unit masks are not added because unlike zen2 hardware, zen1 hardware
counts all its unit masks with a 0 unit mask according to the old
convention:
zen1$ perf stat -e cpu/event=0x94/,cpu/event=0x94,umask=0xff/ sleep 1
Performance counter stats for 'sleep 1':
211,318 cpu/event=0x94/u
211,318 cpu/event=0x94,umask=0xff/u
Rome/zen2:
zen2$ perf stat -e cpu/event=0x94/,cpu/event=0x94,umask=0xff/ sleep 1
Performance counter stats for 'sleep 1':
0 cpu/event=0x94/u
190,744 cpu/event=0x94,umask=0xff/u
Signed-off-by: Kim Phillips <kim.phillips@amd.com>
Acked-by: Ian Rogers <irogers@google.com>
Tested-by: Arnaldo Carvalho de Melo <acme@redhat.com> # on Zen2 only (3900x)
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Borislav Petkov <bp@suse.de>
Cc: Jin Yao <yao.jin@linux.intel.com>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: John Garry <john.garry@huawei.com>
Cc: Jon Grimm <jon.grimm@amd.com>
Cc: Kan Liang <kan.liang@linux.intel.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Martin Jambor <mjambor@suse.cz>
Cc: Martin Liška <mliska@suse.cz>
Cc: Michael Petlan <mpetlan@redhat.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Stephane Eranian <eranian@google.com>
Cc: Vijay Thakkar <vijaythakkar@me.com>
Cc: William Cohen <wcohen@redhat.com>
Cc: Yunfeng Ye <yeyunfeng@huawei.com>
Link: http://lore.kernel.org/lkml/20200901220944.277505-2-kim.phillips@amd.com
Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
29 lines
781 B
JSON
29 lines
781 B
JSON
[
|
|
{
|
|
"EventName": "bp_l1_btb_correct",
|
|
"EventCode": "0x8a",
|
|
"BriefDescription": "L1 BTB Correction."
|
|
},
|
|
{
|
|
"EventName": "bp_l2_btb_correct",
|
|
"EventCode": "0x8b",
|
|
"BriefDescription": "L2 BTB Correction."
|
|
},
|
|
{
|
|
"EventName": "bp_dyn_ind_pred",
|
|
"EventCode": "0x8e",
|
|
"BriefDescription": "Dynamic Indirect Predictions.",
|
|
"PublicDescription": "Indirect Branch Prediction for potential multi-target branch (speculative)."
|
|
},
|
|
{
|
|
"EventName": "bp_de_redirect",
|
|
"EventCode": "0x91",
|
|
"BriefDescription": "Decoder Overrides Existing Branch Prediction (speculative)."
|
|
},
|
|
{
|
|
"EventName": "bp_l1_tlb_fetch_hit",
|
|
"EventCode": "0x94",
|
|
"BriefDescription": "The number of instruction fetches that hit in the L1 ITLB."
|
|
}
|
|
]
|