mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 01:28:04 +00:00
4bb9c6e195
L1D_CACHE_INVAL overcounts in certain situations. See AC03_CPU_41 and AC04_CPU_1 for more details. Mark the event impacted by the errata. Reviewed-by: James Clark <james.clark@arm.com> Signed-off-by: Ilkka Koskinen <ilkka@os.amperecomputing.com> Cc: Adrian Hunter <adrian.hunter@intel.com> Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com> Cc: Ian Rogers <irogers@google.com> Cc: Ingo Molnar <mingo@redhat.com> Cc: Jiri Olsa <jolsa@kernel.org> Cc: John Garry <john.g.garry@oracle.com> Cc: Leo Yan <leo.yan@linux.dev> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Mike Leach <mike.leach@linaro.org> Cc: Namhyung Kim <namhyung@kernel.org> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Will Deacon <will@kernel.org> Link: https://lore.kernel.org/r/20240408214022.541839-1-ilkka@os.amperecomputing.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
104 lines
1.8 KiB
JSON
104 lines
1.8 KiB
JSON
[
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_REFILL_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_INVAL",
|
|
"Errata": "Errata AC03_CPU_41",
|
|
"BriefDescription": "L1D cache invalidate. Impacted by errata -"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB_REFILL_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB_REFILL_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_REFILL_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_REFILL_WR"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_WB_VICTIM"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_WB_CLEAN"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_INVAL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_TLB_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_WB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_TLB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_TLB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_TLB_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2I_TLB_REFILL"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_TLB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2I_TLB"
|
|
},
|
|
{
|
|
"ArchStdEvent": "DTLB_WALK"
|
|
},
|
|
{
|
|
"ArchStdEvent": "ITLB_WALK"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1D_CACHE_LMISS_RD"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_LMISS"
|
|
},
|
|
{
|
|
"ArchStdEvent": "L2D_CACHE_LMISS_RD"
|
|
}
|
|
]
|