mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 06:39:05 +00:00
e2f9d754fc
Add support for STM32MP25 SoC. Use newly introduced compatible to handle this new HW variant. Add TIM20 trigger definitions that can be used by the stm32 analog-to-digital converter. Use compatible data to identify it. As the counter framework is now superseding the deprecated IIO counter interface (IIO_COUNT), don't support it. Only register IIO trigger devices for ADC usage. So, make the valids_table a cfg option. Signed-off-by: Fabrice Gasnier <fabrice.gasnier@foss.st.com> Link: https://patch.msgid.link/20241220095927.1122782-4-fabrice.gasnier@foss.st.com Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
93 lines
2.0 KiB
C
93 lines
2.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) STMicroelectronics 2016
|
|
*
|
|
* Author: Benjamin Gaignard <benjamin.gaignard@st.com>
|
|
*/
|
|
|
|
#ifndef _STM32_TIMER_TRIGGER_H_
|
|
#define _STM32_TIMER_TRIGGER_H_
|
|
|
|
#define TIM1_TRGO "tim1_trgo"
|
|
#define TIM1_TRGO2 "tim1_trgo2"
|
|
#define TIM1_CH1 "tim1_ch1"
|
|
#define TIM1_CH2 "tim1_ch2"
|
|
#define TIM1_CH3 "tim1_ch3"
|
|
#define TIM1_CH4 "tim1_ch4"
|
|
|
|
#define TIM2_TRGO "tim2_trgo"
|
|
#define TIM2_CH1 "tim2_ch1"
|
|
#define TIM2_CH2 "tim2_ch2"
|
|
#define TIM2_CH3 "tim2_ch3"
|
|
#define TIM2_CH4 "tim2_ch4"
|
|
|
|
#define TIM3_TRGO "tim3_trgo"
|
|
#define TIM3_CH1 "tim3_ch1"
|
|
#define TIM3_CH2 "tim3_ch2"
|
|
#define TIM3_CH3 "tim3_ch3"
|
|
#define TIM3_CH4 "tim3_ch4"
|
|
|
|
#define TIM4_TRGO "tim4_trgo"
|
|
#define TIM4_CH1 "tim4_ch1"
|
|
#define TIM4_CH2 "tim4_ch2"
|
|
#define TIM4_CH3 "tim4_ch3"
|
|
#define TIM4_CH4 "tim4_ch4"
|
|
|
|
#define TIM5_TRGO "tim5_trgo"
|
|
#define TIM5_CH1 "tim5_ch1"
|
|
#define TIM5_CH2 "tim5_ch2"
|
|
#define TIM5_CH3 "tim5_ch3"
|
|
#define TIM5_CH4 "tim5_ch4"
|
|
|
|
#define TIM6_TRGO "tim6_trgo"
|
|
|
|
#define TIM7_TRGO "tim7_trgo"
|
|
|
|
#define TIM8_TRGO "tim8_trgo"
|
|
#define TIM8_TRGO2 "tim8_trgo2"
|
|
#define TIM8_CH1 "tim8_ch1"
|
|
#define TIM8_CH2 "tim8_ch2"
|
|
#define TIM8_CH3 "tim8_ch3"
|
|
#define TIM8_CH4 "tim8_ch4"
|
|
|
|
#define TIM9_TRGO "tim9_trgo"
|
|
#define TIM9_CH1 "tim9_ch1"
|
|
#define TIM9_CH2 "tim9_ch2"
|
|
|
|
#define TIM10_OC1 "tim10_oc1"
|
|
|
|
#define TIM11_OC1 "tim11_oc1"
|
|
|
|
#define TIM12_TRGO "tim12_trgo"
|
|
#define TIM12_CH1 "tim12_ch1"
|
|
#define TIM12_CH2 "tim12_ch2"
|
|
|
|
#define TIM13_OC1 "tim13_oc1"
|
|
|
|
#define TIM14_OC1 "tim14_oc1"
|
|
|
|
#define TIM15_TRGO "tim15_trgo"
|
|
|
|
#define TIM16_OC1 "tim16_oc1"
|
|
|
|
#define TIM17_OC1 "tim17_oc1"
|
|
|
|
#define TIM20_OC1 "tim20_oc1"
|
|
#define TIM20_OC2 "tim20_oc2"
|
|
#define TIM20_OC3 "tim20_oc3"
|
|
#define TIM20_TRGO "tim20_trgo"
|
|
#define TIM20_TRGO2 "tim20_trgo2"
|
|
|
|
#if IS_REACHABLE(CONFIG_IIO_STM32_TIMER_TRIGGER)
|
|
bool is_stm32_timer_trigger(struct iio_trigger *trig);
|
|
#else
|
|
static inline bool is_stm32_timer_trigger(struct iio_trigger *trig)
|
|
{
|
|
#if IS_ENABLED(CONFIG_IIO_STM32_TIMER_TRIGGER)
|
|
pr_warn_once("stm32-timer-trigger not linked in\n");
|
|
#endif
|
|
return false;
|
|
}
|
|
#endif
|
|
#endif
|