mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-27 06:50:37 +00:00
6fc942f777
Add new helper macros and enums to help identifying the platform and some characteristics of it at runtime. Signed-off-by: Nuno Sá <nuno.sa@analog.com> Link: https://lore.kernel.org/r/20250519-dev-axi-clkgen-limits-v6-4-bc4b3b61d1d4@analog.com Reviewed-by: David Lechner <dlechner@baylibre.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
57 lines
1.6 KiB
C
57 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Analog Devices AXI common registers & definitions
|
|
*
|
|
* Copyright 2019 Analog Devices Inc.
|
|
*
|
|
* https://wiki.analog.com/resources/fpga/docs/axi_ip
|
|
* https://wiki.analog.com/resources/fpga/docs/hdl/regmap
|
|
*/
|
|
|
|
#ifndef ADI_AXI_COMMON_H_
|
|
#define ADI_AXI_COMMON_H_
|
|
|
|
#define ADI_AXI_REG_VERSION 0x0000
|
|
#define ADI_AXI_REG_FPGA_INFO 0x001C
|
|
|
|
#define ADI_AXI_PCORE_VER(major, minor, patch) \
|
|
(((major) << 16) | ((minor) << 8) | (patch))
|
|
|
|
#define ADI_AXI_PCORE_VER_MAJOR(version) (((version) >> 16) & 0xff)
|
|
#define ADI_AXI_PCORE_VER_MINOR(version) (((version) >> 8) & 0xff)
|
|
#define ADI_AXI_PCORE_VER_PATCH(version) ((version) & 0xff)
|
|
|
|
#define ADI_AXI_INFO_FPGA_TECH(info) (((info) >> 24) & 0xff)
|
|
#define ADI_AXI_INFO_FPGA_FAMILY(info) (((info) >> 16) & 0xff)
|
|
#define ADI_AXI_INFO_FPGA_SPEED_GRADE(info) (((info) >> 8) & 0xff)
|
|
|
|
enum adi_axi_fpga_technology {
|
|
ADI_AXI_FPGA_TECH_UNKNOWN = 0,
|
|
ADI_AXI_FPGA_TECH_SERIES7,
|
|
ADI_AXI_FPGA_TECH_ULTRASCALE,
|
|
ADI_AXI_FPGA_TECH_ULTRASCALE_PLUS,
|
|
};
|
|
|
|
enum adi_axi_fpga_family {
|
|
ADI_AXI_FPGA_FAMILY_UNKNOWN = 0,
|
|
ADI_AXI_FPGA_FAMILY_ARTIX,
|
|
ADI_AXI_FPGA_FAMILY_KINTEX,
|
|
ADI_AXI_FPGA_FAMILY_VIRTEX,
|
|
ADI_AXI_FPGA_FAMILY_ZYNQ,
|
|
};
|
|
|
|
enum adi_axi_fpga_speed_grade {
|
|
ADI_AXI_FPGA_SPEED_UNKNOWN = 0,
|
|
ADI_AXI_FPGA_SPEED_1 = 10,
|
|
ADI_AXI_FPGA_SPEED_1L = 11,
|
|
ADI_AXI_FPGA_SPEED_1H = 12,
|
|
ADI_AXI_FPGA_SPEED_1HV = 13,
|
|
ADI_AXI_FPGA_SPEED_1LV = 14,
|
|
ADI_AXI_FPGA_SPEED_2 = 20,
|
|
ADI_AXI_FPGA_SPEED_2L = 21,
|
|
ADI_AXI_FPGA_SPEED_2LV = 22,
|
|
ADI_AXI_FPGA_SPEED_3 = 30,
|
|
};
|
|
|
|
#endif /* ADI_AXI_COMMON_H_ */
|