mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 06:39:05 +00:00
c4364048ba
Add new register offsets and PHY values for SM8750. Some of the previous definitions can be leveraged from older PHY versions as offsets within registers have not changed. This also adds the required PHY sequence that is recommended after running hardware characterization. Signed-off-by: Wesley Cheng <quic_wcheng@quicinc.com> Signed-off-by: Melody Olvera <melody.olvera@oss.qualcomm.com> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20250527-sm8750_usb_master-v6-4-d58de3b41d34@oss.qualcomm.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
39 lines
1.6 KiB
C
39 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef QCOM_PHY_QMP_PCS_USB_V8_H_
|
|
#define QCOM_PHY_QMP_PCS_USB_V8_H_
|
|
|
|
#define QPHY_V8_PCS_USB_POWER_STATE_CONFIG1 0x00
|
|
#define QPHY_V8_PCS_USB_AUTONOMOUS_MODE_STATUS 0x04
|
|
#define QPHY_V8_PCS_USB_AUTONOMOUS_MODE_CTRL 0x08
|
|
#define QPHY_V8_PCS_USB_AUTONOMOUS_MODE_CTRL2 0x0c
|
|
#define QPHY_V8_PCS_USB_LFPS_RXTERM_IRQ_SOURCE_STATUS 0x10
|
|
#define QPHY_V8_PCS_USB_LFPS_RXTERM_IRQ_CLEAR 0x14
|
|
#define QPHY_V8_PCS_USB_LFPS_DET_HIGH_COUNT_VAL 0x18
|
|
#define QPHY_V8_PCS_USB_LFPS_TX_ECSTART 0x1c
|
|
#define QPHY_V8_PCS_USB_LFPS_PER_TIMER_VAL 0x20
|
|
#define QPHY_V8_PCS_USB_LFPS_TX_END_CNT_U3_START 0x24
|
|
#define QPHY_V8_PCS_USB_LFPS_CONFIG1 0x28
|
|
#define QPHY_V8_PCS_USB_RXEQTRAINING_LOCK_TIME 0x2c
|
|
#define QPHY_V8_PCS_USB_RXEQTRAINING_WAIT_TIME 0x30
|
|
#define QPHY_V8_PCS_USB_RXEQTRAINING_CTLE_TIME 0x34
|
|
#define QPHY_V8_PCS_USB_RXEQTRAINING_WAIT_TIME_S2 0x38
|
|
#define QPHY_V8_PCS_USB_RXEQTRAINING_DFE_TIME_S2 0x3c
|
|
#define QPHY_V8_PCS_USB_RCVR_DTCT_DLY_U3_L 0x40
|
|
#define QPHY_V8_PCS_USB_RCVR_DTCT_DLY_U3_H 0x44
|
|
#define QPHY_V8_PCS_USB_ARCVR_DTCT_EN_PERIOD 0x48
|
|
#define QPHY_V8_PCS_USB_ARCVR_DTCT_CM_DLY 0x4c
|
|
#define QPHY_V8_PCS_USB_TXONESZEROS_RUN_LENGTH 0x50
|
|
#define QPHY_V8_PCS_USB_ALFPS_DEGLITCH_VAL 0x54
|
|
#define QPHY_V8_PCS_USB_SIGDET_STARTUP_TIMER_VAL 0x58
|
|
#define QPHY_V8_PCS_USB_TEST_CONTROL 0x5c
|
|
#define QPHY_V8_PCS_USB_RXTERMINATION_DLY_SEL 0x60
|
|
#define QPHY_V8_PCS_USB_POWER_STATE_CONFIG2 0x64
|
|
#define QPHY_V8_PCS_USB_POWER_STATE_CONFIG3 0x68
|
|
#define QPHY_V8_PCS_USB_POWER_STATE_CONFIG4 0x6c
|
|
|
|
#endif
|