mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-31 22:23:05 +00:00
292b1a8a50
Do not ignore errors from xe_heci_gsc_init(). For example, it shouldn't be fine to report successfully entering survivability mode when there's no communication with gsc working. The driver should also not be half-initialized in the normal case neither. Cc: Riana Tauro <riana.tauro@intel.com> Cc: Alexander Usyskin <alexander.usyskin@intel.com> Reviewed-by: Jonathan Cavitt <jonathan.cavitt@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20250222001051.3012936-10-lucas.demarchi@intel.com Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
41 lines
951 B
C
41 lines
951 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright(c) 2023, Intel Corporation. All rights reserved.
|
|
*/
|
|
#ifndef __XE_HECI_GSC_DEV_H__
|
|
#define __XE_HECI_GSC_DEV_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct xe_device;
|
|
struct mei_aux_device;
|
|
|
|
/*
|
|
* GSC HECI1 bit corresponds to bit15 and HECI2 to bit14.
|
|
* The reason for this is to allow growth for more interfaces in the future.
|
|
*/
|
|
#define GSC_IRQ_INTF(_x) BIT(15 - (_x))
|
|
|
|
/*
|
|
* CSC HECI1 bit corresponds to bit9 and HECI2 to bit10.
|
|
*/
|
|
#define CSC_IRQ_INTF(_x) BIT(9 + (_x))
|
|
|
|
/**
|
|
* struct xe_heci_gsc - graphics security controller for xe, HECI interface
|
|
*
|
|
* @adev : pointer to mei auxiliary device structure
|
|
* @irq : irq number
|
|
*
|
|
*/
|
|
struct xe_heci_gsc {
|
|
struct mei_aux_device *adev;
|
|
int irq;
|
|
};
|
|
|
|
int xe_heci_gsc_init(struct xe_device *xe);
|
|
void xe_heci_gsc_irq_handler(struct xe_device *xe, u32 iir);
|
|
void xe_heci_csc_irq_handler(struct xe_device *xe, u32 iir);
|
|
|
|
#endif /* __XE_HECI_GSC_DEV_H__ */
|