mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 23:46:45 +00:00
06cb4527ef
Pull the whole BDW IPS min CDCLK stuff into the IPS code so that all the details around IPS are contained in once place. Note that while - min_cdclk = DIV_ROUND_UP(min_cdclk * 100, 95); vs. + min_cdclk = max(DIV_ROUND_UP(crtc_state->pixel_rate * 100, 95), min_cdclk) may look different, they are in fact the same because min_cdclk==crtc_state->pixel_rate at this point in intel_crtc_compute_min_cdclk() on BDW. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20241029215217.3697-4-ville.syrjala@linux.intel.com Reviewed-by: Jani Nikula <jani.nikula@intel.com>
63 lines
1.6 KiB
C
63 lines
1.6 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2022 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __HSW_IPS_H__
|
|
#define __HSW_IPS_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct intel_atomic_state;
|
|
struct intel_crtc;
|
|
struct intel_crtc_state;
|
|
|
|
#ifdef I915
|
|
bool hsw_ips_disable(const struct intel_crtc_state *crtc_state);
|
|
bool hsw_ips_pre_update(struct intel_atomic_state *state,
|
|
struct intel_crtc *crtc);
|
|
void hsw_ips_post_update(struct intel_atomic_state *state,
|
|
struct intel_crtc *crtc);
|
|
bool hsw_crtc_supports_ips(struct intel_crtc *crtc);
|
|
int hsw_ips_min_cdclk(const struct intel_crtc_state *crtc_state);
|
|
int hsw_ips_compute_config(struct intel_atomic_state *state,
|
|
struct intel_crtc *crtc);
|
|
void hsw_ips_get_config(struct intel_crtc_state *crtc_state);
|
|
void hsw_ips_crtc_debugfs_add(struct intel_crtc *crtc);
|
|
#else
|
|
static inline bool hsw_ips_disable(const struct intel_crtc_state *crtc_state)
|
|
{
|
|
return false;
|
|
}
|
|
static inline bool hsw_ips_pre_update(struct intel_atomic_state *state,
|
|
struct intel_crtc *crtc)
|
|
{
|
|
return false;
|
|
}
|
|
static inline void hsw_ips_post_update(struct intel_atomic_state *state,
|
|
struct intel_crtc *crtc)
|
|
{
|
|
}
|
|
static inline bool hsw_crtc_supports_ips(struct intel_crtc *crtc)
|
|
{
|
|
return false;
|
|
}
|
|
static inline int hsw_ips_min_cdclk(const struct intel_crtc_state *crtc_state)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int hsw_ips_compute_config(struct intel_atomic_state *state,
|
|
struct intel_crtc *crtc)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline void hsw_ips_get_config(struct intel_crtc_state *crtc_state)
|
|
{
|
|
}
|
|
static inline void hsw_ips_crtc_debugfs_add(struct intel_crtc *crtc)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
#endif /* __HSW_IPS_H__ */
|