linux-loongson/arch/arm64/boot/dts/sprd/sc9836.dtsi

// SPDX-License-Identifier: (GPL-2.0-only OR MIT)
/*
 * Spreadtrum SC9836 SoC DTS file
 *
 * Copyright (C) 2014, Spreadtrum Communications Inc.
 */

#include "sharkl64.dtsi"
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "sprd,sc9836";

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x0>;
			enable-method = "psci";
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x1>;
			enable-method = "psci";
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x2>;
			enable-method = "psci";
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x3>;
			enable-method = "psci";
		};
	};

	etf@10003000 {
		compatible = "arm,coresight-tmc", "arm,primecell";
		reg = <0 0x10003000 0 0x1000>;
		clocks = <&clk26mhz>;
		clock-names = "apb_pclk";
		in-ports {
			port {
				etf_in: endpoint {
					remote-endpoint = <&funnel_out_port0>;
				};
			};
		};
	};

	funnel@10001000 {
		compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
		reg = <0 0x10001000 0 0x1000>;
		clocks = <&clk26mhz>;
		clock-names = "apb_pclk";

		out-ports {
			port {
				funnel_out_port0: endpoint {
					remote-endpoint = <&etf_in>;
				};
			};
		};

		in-ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				funnel_in_port0: endpoint {
					remote-endpoint = <&etm0_out>;
				};
			};

			port@1 {
				reg = <1>;
				funnel_in_port1: endpoint {
					remote-endpoint = <&etm1_out>;
				};
			};

			port@2 {
				reg = <2>;
				funnel_in_port2: endpoint {
					remote-endpoint = <&etm2_out>;
				};
			};

			port@3 {
				reg = <3>;
				funnel_in_port3: endpoint {
					remote-endpoint = <&etm3_out>;
				};
			};

			port@4 {
				reg = <4>;
				funnel_in_port4: endpoint {
					remote-endpoint = <&stm_out>;
				};
			};
			/* Other input ports aren't connected to anyone */
		};
	};

	etm@10440000 {
		compatible = "arm,coresight-etm4x", "arm,primecell";
		reg = <0 0x10440000 0 0x1000>;

		cpu = <&cpu0>;
		clocks = <&clk26mhz>;
		clock-names = "apb_pclk";
		out-ports {
			port {
				etm0_out: endpoint {
					remote-endpoint = <&funnel_in_port0>;
				};
			};
		};
	};

	etm@10540000 {
		compatible = "arm,coresight-etm4x", "arm,primecell";
		reg = <0 0x10540000 0 0x1000>;

		cpu = <&cpu1>;
		clocks = <&clk26mhz>;
		clock-names = "apb_pclk";
		out-ports {
			port {
				etm1_out: endpoint {
					remote-endpoint = <&funnel_in_port1>;
				};
			};
		};
	};

	etm@10640000 {
		compatible = "arm,coresight-etm4x", "arm,primecell";
		reg = <0 0x10640000 0 0x1000>;

		cpu = <&cpu2>;
		clocks = <&clk26mhz>;
		clock-names = "apb_pclk";
		out-ports {
			port {
				etm2_out: endpoint {
					remote-endpoint = <&funnel_in_port2>;
				};
			};
		};
	};

	etm@10740000 {
		compatible = "arm,coresight-etm4x", "arm,primecell";
		reg = <0 0x10740000 0 0x1000>;

		cpu = <&cpu3>;
		clocks = <&clk26mhz>;
		clock-names = "apb_pclk";
		out-ports {
			port {
				etm3_out: endpoint {
					remote-endpoint = <&funnel_in_port3>;
				};
			};
		};
	};

	stm@10006000 {
		compatible = "arm,coresight-stm", "arm,primecell";
		reg = <0 0x10006000 0 0x1000>,
		      <0 0x01000000 0 0x180000>;
		reg-names = "stm-base", "stm-stimulus-base";
		clocks = <&clk26mhz>;
		clock-names = "apb_pclk";
		out-ports {
			port {
				stm_out: endpoint {
					remote-endpoint = <&funnel_in_port4>;
				};
			};
		};
	};

	gic: interrupt-controller@12001000 {
		compatible = "arm,gic-400";
		reg = <0 0x12001000 0 0x1000>,
		      <0 0x12002000 0 0x2000>,
		      <0 0x12004000 0 0x2000>,
		      <0 0x12006000 0 0x2000>;
		#interrupt-cells = <3>;
		interrupt-controller;
		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
	};

	psci {
		compatible = "arm,psci";
		method = "smc";
		cpu_on = <0xc4000003>;
		cpu_off = <0x84000002>;
		cpu_suspend = <0xc4000001>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
	};
};