mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-30 13:03:01 +00:00
254324dbe3
HDMI audio is available on the Orange Pi 5 Ultra HDMI1 TX port. Signed-off-by: Jimmy Hon <honyuenkwun@gmail.com> Link: https://lore.kernel.org/r/20250222193332.1761-6-honyuenkwun@gmail.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
84 lines
1.4 KiB
Plaintext
84 lines
1.4 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/pinctrl/rockchip.h>
|
|
#include <dt-bindings/pwm/pwm.h>
|
|
#include <dt-bindings/soc/rockchip,vop2.h>
|
|
#include "rk3588-orangepi-5-compact.dtsi"
|
|
|
|
/ {
|
|
model = "Xunlong Orange Pi 5 Ultra";
|
|
compatible = "xunlong,orangepi-5-ultra", "rockchip,rk3588";
|
|
|
|
hdmi1-con {
|
|
compatible = "hdmi-connector";
|
|
type = "a";
|
|
|
|
port {
|
|
hdmi1_con_in: endpoint {
|
|
remote-endpoint = <&hdmi1_out_con>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&hdmi1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&hdmim0_tx1_cec &hdmim0_tx1_hpd
|
|
&hdmim1_tx1_scl &hdmim1_tx1_sda>;
|
|
status = "okay";
|
|
};
|
|
|
|
&hdmi1_in {
|
|
hdmi1_in_vp0: endpoint {
|
|
remote-endpoint = <&vp0_out_hdmi1>;
|
|
};
|
|
};
|
|
|
|
&hdmi1_out {
|
|
hdmi1_out_con: endpoint {
|
|
remote-endpoint = <&hdmi1_con_in>;
|
|
};
|
|
};
|
|
|
|
&hdmi1_sound {
|
|
status = "okay";
|
|
};
|
|
|
|
&hdptxphy1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2s6_8ch {
|
|
status = "okay";
|
|
};
|
|
|
|
&led_blue_pwm {
|
|
pwms = <&pwm4 0 25000 PWM_POLARITY_INVERTED>;
|
|
};
|
|
|
|
&led_green_pwm {
|
|
pwms = <&pwm5 0 25000 PWM_POLARITY_INVERTED>;
|
|
};
|
|
|
|
&pinctrl {
|
|
usb {
|
|
usb_otg_pwren: usb-otg-pwren {
|
|
rockchip,pins = <4 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&vcc5v0_usb30_otg {
|
|
gpios = <&gpio4 RK_PB1 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
&vp0 {
|
|
vp0_out_hdmi1: endpoint@ROCKCHIP_VOP2_EP_HDMI1 {
|
|
reg = <ROCKCHIP_VOP2_EP_HDMI1>;
|
|
remote-endpoint = <&hdmi1_in_vp0>;
|
|
};
|
|
};
|