mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-31 22:23:05 +00:00

After a change enabling camera clock controller for all Qualcomm SM8250 boards the explicit control of the clock controller status can be removed from the RB5 vision mezzanine dts overlay file. Signed-off-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com> Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Link: https://lore.kernel.org/r/20250523092313.2625421-2-vladimir.zapolskiy@linaro.org Signed-off-by: Bjorn Andersson <andersson@kernel.org>
63 lines
1.1 KiB
Plaintext
63 lines
1.1 KiB
Plaintext
// SPDX-License-Identifier: BSD-3-Clause
|
|
/*
|
|
* Copyright (c) 2022, Linaro Ltd.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/plugin/;
|
|
|
|
#include <dt-bindings/clock/qcom,camcc-sm8250.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
&camss {
|
|
vdda-phy-supply = <&vreg_l5a_0p88>;
|
|
vdda-pll-supply = <&vreg_l9a_1p2>;
|
|
status = "okay";
|
|
|
|
ports {
|
|
/* The port index denotes CSIPHY id i.e. csiphy2 */
|
|
port@2 {
|
|
csiphy2_ep: endpoint {
|
|
clock-lanes = <7>;
|
|
data-lanes = <0 1 2 3>;
|
|
remote-endpoint = <&imx577_ep>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&cci1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&cci1_i2c0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
camera@1a {
|
|
compatible = "sony,imx577";
|
|
reg = <0x1a>;
|
|
|
|
reset-gpios = <&tlmm 78 GPIO_ACTIVE_LOW>;
|
|
pinctrl-names = "default", "suspend";
|
|
pinctrl-0 = <&cam2_default>;
|
|
pinctrl-1 = <&cam2_suspend>;
|
|
|
|
clocks = <&camcc CAM_CC_MCLK2_CLK>;
|
|
assigned-clocks = <&camcc CAM_CC_MCLK2_CLK>;
|
|
assigned-clock-rates = <24000000>;
|
|
|
|
dovdd-supply = <&vreg_l7f_1p8>;
|
|
avdd-supply = <&vdc_5v>;
|
|
dvdd-supply = <&vdc_5v>;
|
|
|
|
port {
|
|
imx577_ep: endpoint {
|
|
link-frequencies = /bits/ 64 <600000000>;
|
|
data-lanes = <1 2 3 4>;
|
|
remote-endpoint = <&csiphy2_ep>;
|
|
};
|
|
};
|
|
};
|
|
};
|