mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-02 08:32:55 +00:00
c11e7732a9
Add support for CN9130 and CN9131 COM Express Type 7 CPU module boards by Marvell. Define these COM Express CPU modules as dtsi and provide a dtsi file for a carrier board (Marvell AC5X RD COM Express type 7 carrier board). This Carrier board only utilizes the PCIe link, hence no special device / driver support is provided by this dtsi file. Finally, provide a dts file for the com express carrier and CPU module combination. These COM Express boards differ from the existing CN913x DB boards by the type of ethernet connection (RGMII), the type of voltage regulators (not i2c expander based) and the USB phy (not UTMI based). Note - PHY + RGMII connector is OOB on CPU module. CN9131 COM Express board is basically CN9130 COM Express board with an additional CP115 I/O co-processor, which in this case provides an additional USB host controller on the board. Signed-off-by: Elad Nachman <enachman@marvell.com> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
109 lines
1.7 KiB
Plaintext
109 lines
1.7 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (C) 2023 Marvell International Ltd.
|
|
*
|
|
* Device tree for the CN9131-DB Com Express CPU module board.
|
|
*/
|
|
|
|
#include "cn9131-db.dtsi"
|
|
|
|
/ {
|
|
model = "Marvell Armada CN9131-DB COM EXPRESS type 7 CPU module board";
|
|
compatible = "marvell,cn9131-cpu-module", "marvell,cn9131", "marvell,cn9130",
|
|
"marvell,armada-ap807-quad", "marvell,armada-ap807";
|
|
|
|
};
|
|
|
|
&ap0_reg_sd_vccq {
|
|
regulator-max-microvolt = <1800000>;
|
|
states = <1800000 0x1 1800000 0x0>;
|
|
/delete-property/ gpios;
|
|
};
|
|
|
|
&cp0_reg_usb3_vbus0 {
|
|
/delete-property/ gpio;
|
|
};
|
|
|
|
&cp0_reg_usb3_vbus1 {
|
|
/delete-property/ gpio;
|
|
};
|
|
|
|
&cp1_reg_usb3_vbus0 {
|
|
/delete-property/ gpio;
|
|
};
|
|
|
|
&cp0_reg_sd_vcc {
|
|
status = "disabled";
|
|
};
|
|
|
|
&cp0_reg_sd_vccq {
|
|
status = "disabled";
|
|
};
|
|
|
|
&cp0_sdhci0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&cp0_eth0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&cp0_eth1 {
|
|
status = "okay";
|
|
phy = <&phy0>;
|
|
phy-mode = "rgmii-id";
|
|
};
|
|
|
|
&cp0_eth2 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&cp0_mdio {
|
|
status = "okay";
|
|
pinctrl-0 = <&cp0_ge_mdio_pins>;
|
|
phy0: ethernet-phy@0 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
&cp0_syscon0 {
|
|
cp0_pinctrl: pinctrl {
|
|
compatible = "marvell,cp115-standalone-pinctrl";
|
|
|
|
cp0_ge_mdio_pins: ge-mdio-pins {
|
|
marvell,pins = "mpp40", "mpp41";
|
|
marvell,function = "ge";
|
|
};
|
|
};
|
|
};
|
|
|
|
&cp0_sdhci0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&cp0_spi1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&cp0_usb3_0 {
|
|
status = "okay";
|
|
usb-phy = <&cp0_usb3_0_phy0>;
|
|
phy-names = "usb";
|
|
/delete-property/ phys;
|
|
};
|
|
|
|
&cp0_usb3_1 {
|
|
status = "okay";
|
|
usb-phy = <&cp0_usb3_0_phy1>;
|
|
phy-names = "usb";
|
|
/delete-property/ phys;
|
|
};
|
|
|
|
&cp1_usb3_1 {
|
|
status = "okay";
|
|
usb-phy = <&cp1_usb3_0_phy0>;
|
|
/* Generic PHY, providing serdes lanes */
|
|
phys = <&cp1_comphy3 1>;
|
|
phy-names = "usb";
|
|
};
|