mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-02 08:12:59 +00:00
c0126c4409
All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. ARM64 SoCs have additional peripherals at 0xff858000. Extend the BCM6856 the PERF window to 0x400000 and add the DMA block at offset 0x59000. Add the watchdog, GPIO blocks, RNG, LED, second UART and DMA blocks for the BCM6856 based on the vendor files 6856_map_part.h and 6856_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Reviewed-by: William Zhang <william.zhang@broadcom.com> Link: https://lore.kernel.org/r/20250512-bcmbca-peripherals-arm-v3-10-86f97ab4326f@linaro.org Signed-off-by: Florian Fainelli <florian.fainelli@broadcom.com>
266 lines
5.8 KiB
Plaintext
266 lines
5.8 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright 2022 Broadcom Ltd.
|
|
*/
|
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
/ {
|
|
compatible = "brcm,bcm6856", "brcm,bcmbca";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
cpus {
|
|
#address-cells = <2>;
|
|
#size-cells = <0>;
|
|
|
|
B53_0: cpu@0 {
|
|
compatible = "brcm,brahma-b53";
|
|
device_type = "cpu";
|
|
reg = <0x0 0x0>;
|
|
next-level-cache = <&L2_0>;
|
|
enable-method = "psci";
|
|
};
|
|
|
|
B53_1: cpu@1 {
|
|
compatible = "brcm,brahma-b53";
|
|
device_type = "cpu";
|
|
reg = <0x0 0x1>;
|
|
next-level-cache = <&L2_0>;
|
|
enable-method = "psci";
|
|
};
|
|
|
|
L2_0: l2-cache0 {
|
|
compatible = "cache";
|
|
cache-level = <2>;
|
|
cache-unified;
|
|
};
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv8-timer";
|
|
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
|
|
};
|
|
|
|
pmu: pmu {
|
|
compatible = "arm,cortex-a53-pmu";
|
|
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-affinity = <&B53_0>, <&B53_1>;
|
|
};
|
|
|
|
clocks: clocks {
|
|
periph_clk:periph-clk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <200000000>;
|
|
};
|
|
|
|
hsspi_pll: hsspi-pll {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <400000000>;
|
|
};
|
|
};
|
|
|
|
psci {
|
|
compatible = "arm,psci-0.2";
|
|
method = "smc";
|
|
};
|
|
|
|
axi@81000000 {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0x0 0x81000000 0x8000>;
|
|
|
|
gic: interrupt-controller@1000 {
|
|
compatible = "arm,gic-400";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x1000 0x1000>, /* GICD */
|
|
<0x2000 0x2000>, /* GICC */
|
|
<0x4000 0x2000>, /* GICH */
|
|
<0x6000 0x2000>; /* GICV */
|
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) |
|
|
IRQ_TYPE_LEVEL_HIGH)>;
|
|
};
|
|
};
|
|
|
|
/* PERF Peripherals */
|
|
bus@ff800000 {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0x0 0xff800000 0x400000>;
|
|
|
|
watchdog@480 {
|
|
compatible = "brcm,bcm6345-wdt";
|
|
reg = <0x480 0x10>;
|
|
};
|
|
|
|
watchdog@4c0 {
|
|
compatible = "brcm,bcm6345-wdt";
|
|
reg = <0x4c0 0x10>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* GPIOs 0 .. 31 */
|
|
gpio0: gpio@500 {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0x500 0x04>, <0x520 0x04>;
|
|
reg-names = "dirout", "dat";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* GPIOs 32 .. 63 */
|
|
gpio1: gpio@504 {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0x504 0x04>, <0x524 0x04>;
|
|
reg-names = "dirout", "dat";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* GPIOs 64 .. 95 */
|
|
gpio2: gpio@508 {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0x508 0x04>, <0x528 0x04>;
|
|
reg-names = "dirout", "dat";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* GPIOs 96 .. 127 */
|
|
gpio3: gpio@50c {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0x50c 0x04>, <0x52c 0x04>;
|
|
reg-names = "dirout", "dat";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* GPIOs 128 .. 159 */
|
|
gpio4: gpio@510 {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0x510 0x04>, <0x530 0x04>;
|
|
reg-names = "dirout", "dat";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* GPIOs 160 .. 191 */
|
|
gpio5: gpio@514 {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0x514 0x04>, <0x534 0x04>;
|
|
reg-names = "dirout", "dat";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* GPIOs 192 .. 223 */
|
|
gpio6: gpio@518 {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0x518 0x04>, <0x538 0x04>;
|
|
reg-names = "dirout", "dat";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* GPIOs 224 .. 255 */
|
|
gpio7: gpio@51c {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0x51c 0x04>, <0x53c 0x04>;
|
|
reg-names = "dirout", "dat";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart0: serial@640 {
|
|
compatible = "brcm,bcm6345-uart";
|
|
reg = <0x640 0x18>;
|
|
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&periph_clk>;
|
|
clock-names = "refclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: serial@660 {
|
|
compatible = "brcm,bcm6345-uart";
|
|
reg = <0x660 0x18>;
|
|
interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&periph_clk>;
|
|
clock-names = "refclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
leds: led-controller@800 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "brcm,bcm63138-leds";
|
|
reg = <0x800 0xdc>;
|
|
status = "disabled";
|
|
};
|
|
|
|
rng@b80 {
|
|
compatible = "brcm,iproc-rng200";
|
|
reg = <0xb80 0x28>;
|
|
interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
hsspi: spi@1000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "brcm,bcm6856-hsspi", "brcm,bcmbca-hsspi-v1.0";
|
|
reg = <0x1000 0x600>;
|
|
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&hsspi_pll &hsspi_pll>;
|
|
clock-names = "hsspi", "pll";
|
|
num-cs = <8>;
|
|
status = "disabled";
|
|
};
|
|
|
|
nand_controller: nand-controller@1800 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
|
|
reg = <0x1800 0x600>, <0x2000 0x10>;
|
|
reg-names = "nand", "nand-int-base";
|
|
status = "disabled";
|
|
|
|
nandcs: nand@0 {
|
|
compatible = "brcm,nandcs";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
pl081_dma: dma-controller@59000 {
|
|
compatible = "arm,pl081", "arm,primecell";
|
|
// The magic B105F00D info is missing
|
|
arm,primecell-periphid = <0x00041081>;
|
|
reg = <0x59000 0x1000>;
|
|
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
|
|
memcpy-burst-size = <256>;
|
|
memcpy-bus-width = <32>;
|
|
clocks = <&periph_clk>;
|
|
clock-names = "apb_pclk";
|
|
#dma-cells = <2>;
|
|
};
|
|
};
|
|
};
|