mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 17:51:23 +00:00
d127d9ce2c
Add compatible string "fsl,imx94-wdt" for the i.MX94 chip, which is backward compatible with i.MX93. Set it to fall back to "fsl,imx93-wdt". Signed-off-by: Frank Li <Frank.Li@nxp.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Link: https://lore.kernel.org/r/20250307154424.2613795-1-Frank.Li@nxp.com Signed-off-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@linux-watchdog.org>
68 lines
1.4 KiB
YAML
68 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/watchdog/fsl-imx7ulp-wdt.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Freescale i.MX7ULP Watchdog Timer (WDT) Controller
|
|
|
|
maintainers:
|
|
- Shawn Guo <shawnguo@kernel.org>
|
|
- Sascha Hauer <s.hauer@pengutronix.de>
|
|
- Fabio Estevam <festevam@gmail.com>
|
|
|
|
allOf:
|
|
- $ref: watchdog.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- const: fsl,imx7ulp-wdt
|
|
- items:
|
|
- const: fsl,imx8ulp-wdt
|
|
- const: fsl,imx7ulp-wdt
|
|
- const: fsl,imx93-wdt
|
|
- items:
|
|
- enum:
|
|
- fsl,imx94-wdt
|
|
- const: fsl,imx93-wdt
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
fsl,ext-reset-output:
|
|
description:
|
|
When set, wdog can generate external reset from the wdog_any pin.
|
|
type: boolean
|
|
|
|
required:
|
|
- compatible
|
|
- interrupts
|
|
- reg
|
|
- clocks
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/imx7ulp-clock.h>
|
|
|
|
watchdog@403d0000 {
|
|
compatible = "fsl,imx7ulp-wdt";
|
|
reg = <0x403d0000 0x10000>;
|
|
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
|
|
assigned-clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
|
|
assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC_BUS_CLK>;
|
|
timeout-sec = <40>;
|
|
};
|
|
|
|
...
|