mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 06:39:05 +00:00
f8470be859
Convert the J-Core PIT Timer binding to DT schema format. It's a straight-forward conversion. Since the 'reg' entries are based on number of cores, we can't put constraints on it. Signed-off-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/r/20250506022253.2587999-1-robh@kernel.org Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
44 lines
1.1 KiB
YAML
44 lines
1.1 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/jcore,pit.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: J-Core Programmable Interval Timer and Clocksource
|
|
|
|
maintainers:
|
|
- Rich Felker <dalias@libc.org>
|
|
|
|
properties:
|
|
compatible:
|
|
const: jcore,pit
|
|
|
|
reg:
|
|
description:
|
|
Memory region(s) for timer/clocksource registers. For SMP, there should be
|
|
one region per cpu, indexed by the sequential, zero-based hardware cpu
|
|
number.
|
|
|
|
interrupts:
|
|
description:
|
|
An interrupt to assign for the timer. The actual pit core is integrated
|
|
with the aic and allows the timer interrupt assignment to be programmed by
|
|
software, but this property is required in order to reserve an interrupt
|
|
number that doesn't conflict with other devices.
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
timer@200 {
|
|
compatible = "jcore,pit";
|
|
reg = <0x200 0x30 0x500 0x30>;
|
|
interrupts = <0x48>;
|
|
};
|