mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 17:51:23 +00:00
f3bfa0f079
fsl-spi.txt contains the bindings for the fsl,spi and fsl,espi contollers. Convert them to YAML. Reviewed-by: "Rob Herring (Arm)" <robh@kernel.org> Signed-off-by: J. Neuschäfer <j.ne@posteo.net> Link: https://patch.msgid.link/20250220-ppcyaml-spi-v3-1-e340613c7875@posteo.net Signed-off-by: Mark Brown <broonie@kernel.org>
66 lines
1.4 KiB
YAML
66 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/spi/fsl,espi.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Freescale eSPI (Enhanced Serial Peripheral Interface) controller
|
|
|
|
maintainers:
|
|
- J. Neuschäfer <j.ne@posteo.net>
|
|
|
|
properties:
|
|
compatible:
|
|
const: fsl,mpc8536-espi
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
fsl,espi-num-chipselects:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
enum: [ 1, 4 ]
|
|
description: The number of the chipselect signals.
|
|
|
|
fsl,csbef:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 0
|
|
maximum: 15
|
|
description: Chip select assertion time in bits before frame starts
|
|
|
|
fsl,csaft:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 0
|
|
maximum: 15
|
|
description: Chip select negation time in bits after frame ends
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- fsl,espi-num-chipselects
|
|
|
|
allOf:
|
|
- $ref: spi-controller.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
spi@110000 {
|
|
compatible = "fsl,mpc8536-espi";
|
|
reg = <0x110000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <53 IRQ_TYPE_EDGE_FALLING>;
|
|
fsl,espi-num-chipselects = <4>;
|
|
fsl,csbef = <1>;
|
|
fsl,csaft = <1>;
|
|
};
|
|
|
|
...
|