mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 17:51:23 +00:00
6e1456f925
The Renesas RZ/V2M External Power Sequence Controller (PWC) IP is capable of: * external power supply on/off sequence generation * on/off signal generation for the LPDDR4 core power supply (LPVDD) * key input signals processing * general-purpose output pins Add the corresponding dt-bindings. Signed-off-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com> Reviewed-by: Rob Herring <robh@kernel.org> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20230106125816.10600-2-fabrizio.castro.jz@renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
57 lines
1.3 KiB
YAML
57 lines
1.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/renesas/renesas,rzv2m-pwc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Renesas RZ/V2M External Power Sequence Controller (PWC)
|
|
|
|
description: |+
|
|
The PWC IP found in the RZ/V2M family of chips comes with the below
|
|
capabilities
|
|
- external power supply on/off sequence generation
|
|
- on/off signal generation for the LPDDR4 core power supply (LPVDD)
|
|
- key input signals processing
|
|
- general-purpose output pins
|
|
|
|
maintainers:
|
|
- Fabrizio Castro <fabrizio.castro.jz@renesas.com>
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- renesas,r9a09g011-pwc # RZ/V2M
|
|
- renesas,r9a09g055-pwc # RZ/V2MA
|
|
- const: renesas,rzv2m-pwc
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
gpio-controller: true
|
|
|
|
'#gpio-cells':
|
|
const: 2
|
|
|
|
renesas,rzv2m-pwc-power:
|
|
description: The PWC is used to control the system power supplies.
|
|
type: boolean
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- gpio-controller
|
|
- '#gpio-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
pwc: pwc@a3700000 {
|
|
compatible = "renesas,r9a09g011-pwc", "renesas,rzv2m-pwc";
|
|
reg = <0xa3700000 0x800>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
renesas,rzv2m-pwc-power;
|
|
};
|