mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 17:51:23 +00:00
8bbdead4de
This patch adds DT binding documentation for MediaTek's CCORR and WDMA components. These components exist in both MediaTek's Media Data Path 3(MDP3) and DRM, and the bindings are placed under the folder "./soc/mediatek" to prevent duplicate builds. Signed-off-by: Moudy Ho <moudy.ho@mediatek.com> Reviewed-by: Rob Herring <robh@kernel.org> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl> Signed-off-by: Mauro Carvalho Chehab <mchehab@kernel.org>
82 lines
2.2 KiB
YAML
82 lines
2.2 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/mediatek/mediatek,wdma.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: MediaTek Write Direct Memory Access
|
|
|
|
maintainers:
|
|
- Matthias Brugger <matthias.bgg@gmail.com>
|
|
- Moudy Ho <moudy.ho@mediatek.com>
|
|
|
|
description: |
|
|
MediaTek Write Direct Memory Access(WDMA) component used to write
|
|
the data into DMA.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- mediatek,mt8183-mdp3-wdma
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
mediatek,gce-client-reg:
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
items:
|
|
items:
|
|
- description: phandle of GCE
|
|
- description: GCE subsys id
|
|
- description: register offset
|
|
- description: register size
|
|
description: The register of client driver can be configured by gce with
|
|
4 arguments defined in this property. Each GCE subsys id is mapping to
|
|
a client defined in the header include/dt-bindings/gce/<chip>-gce.h.
|
|
|
|
mediatek,gce-events:
|
|
description:
|
|
The event id which is mapping to the specific hardware event signal
|
|
to gce. The event id is defined in the gce header
|
|
include/dt-bindings/gce/<chip>-gce.h of each chips.
|
|
$ref: /schemas/types.yaml#/definitions/uint32-array
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 1
|
|
|
|
iommus:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- mediatek,gce-client-reg
|
|
- mediatek,gce-events
|
|
- power-domains
|
|
- clocks
|
|
- iommus
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/mt8183-clk.h>
|
|
#include <dt-bindings/gce/mt8183-gce.h>
|
|
#include <dt-bindings/power/mt8183-power.h>
|
|
#include <dt-bindings/memory/mt8183-larb-port.h>
|
|
|
|
mdp3_wdma: mdp3-wdma@14006000 {
|
|
compatible = "mediatek,mt8183-mdp3-wdma";
|
|
reg = <0x14006000 0x1000>;
|
|
mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x6000 0x1000>;
|
|
mediatek,gce-events = <CMDQ_EVENT_MDP_WDMA0_SOF>,
|
|
<CMDQ_EVENT_MDP_WDMA0_EOF>;
|
|
power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
|
|
clocks = <&mmsys CLK_MM_MDP_WDMA0>;
|
|
iommus = <&iommu>;
|
|
};
|