mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-02 16:44:59 +00:00
fc67d663aa
Per guidance from the NXP downstream kernel, if the clock is
disabled before HDMI/LCDIF probe, LCDIF will not get pixel
clock from HDMI PHY and throw an error:
[CRTC:39:crtc-2] vblank wait timed out
WARNING: CPU: 2 PID: 9 at drivers/gpu/drm/drm_atomic_helper.c:
1634 drm_atomic_helper_wait_for_vblanks.part.0+0x23c/0x260
Fix this by adding the fdcc clock to the hdmi_blk_ctrl. This
should be safe, since neither this power domain nor the dependent
HDMI and LCDIF drivers been enabled or added to the SoC device
tree yet.
According to Sandor Yu from NXP, "the FDCC clock is not for HDMITX
in desgin, but it is part of HDMI domain that needed by HDMITX.
So I think it is reasonable added it to the power domain driver."
The driver also supports two power domains which are missing from the binding
that also fix an issue with resuming from suspend.
Signed-off-by: Adam Ford <aford173@gmail.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20240203165307.7806-4-aford173@gmail.com
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
100 lines
2.4 KiB
YAML
100 lines
2.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/imx/fsl,imx8mp-hdmi-blk-ctrl.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: NXP i.MX8MP HDMI blk-ctrl
|
|
|
|
maintainers:
|
|
- Lucas Stach <l.stach@pengutronix.de>
|
|
|
|
description:
|
|
The i.MX8MP HDMMI blk-ctrl is a top-level peripheral providing access to
|
|
the NoC and ensuring proper power sequencing of the display pipeline
|
|
peripherals located in the HDMI domain of the SoC.
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: fsl,imx8mp-hdmi-blk-ctrl
|
|
- const: syscon
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#power-domain-cells':
|
|
const: 1
|
|
|
|
power-domains:
|
|
minItems: 10
|
|
maxItems: 10
|
|
|
|
power-domain-names:
|
|
items:
|
|
- const: bus
|
|
- const: irqsteer
|
|
- const: lcdif
|
|
- const: pai
|
|
- const: pvi
|
|
- const: trng
|
|
- const: hdmi-tx
|
|
- const: hdmi-tx-phy
|
|
- const: hdcp
|
|
- const: hrv
|
|
|
|
clocks:
|
|
minItems: 5
|
|
maxItems: 5
|
|
|
|
clock-names:
|
|
items:
|
|
- const: apb
|
|
- const: axi
|
|
- const: ref_266m
|
|
- const: ref_24m
|
|
- const: fdcc
|
|
|
|
interconnects:
|
|
maxItems: 3
|
|
|
|
interconnect-names:
|
|
items:
|
|
- const: hrv
|
|
- const: lcdif-hdmi
|
|
- const: hdcp
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- power-domains
|
|
- power-domain-names
|
|
- clocks
|
|
- clock-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/imx8mp-clock.h>
|
|
#include <dt-bindings/power/imx8mp-power.h>
|
|
|
|
blk-ctrl@32fc0000 {
|
|
compatible = "fsl,imx8mp-hdmi-blk-ctrl", "syscon";
|
|
reg = <0x32fc0000 0x23c>;
|
|
clocks = <&clk IMX8MP_CLK_HDMI_APB>,
|
|
<&clk IMX8MP_CLK_HDMI_ROOT>,
|
|
<&clk IMX8MP_CLK_HDMI_REF_266M>,
|
|
<&clk IMX8MP_CLK_HDMI_24M>,
|
|
<&clk IMX8MP_CLK_HDMI_FDCC_TST>;
|
|
clock-names = "apb", "axi", "ref_266m", "ref_24m", "fdcc";
|
|
power-domains = <&pgc_hdmimix>, <&pgc_hdmimix>, <&pgc_hdmimix>,
|
|
<&pgc_hdmimix>, <&pgc_hdmimix>, <&pgc_hdmimix>,
|
|
<&pgc_hdmimix>, <&pgc_hdmi_phy>,
|
|
<&pgc_hdmimix>, <&pgc_hdmimix>;
|
|
power-domain-names = "bus", "irqsteer", "lcdif", "pai", "pvi", "trng",
|
|
"hdmi-tx", "hdmi-tx-phy",
|
|
"hdcp", "hrv";
|
|
#power-domain-cells = <1>;
|
|
};
|