mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-02 16:44:59 +00:00
456f3000f8
Convert socfpga-system.txt to altr,socfpga-sys-mgr.yaml and move to soc directory. Add platform names in description for clarity. ARM(32-bit) platforms Cyclone5, Arria5 and Arria10 is using "altr,sys-mgr" compatible, while ARM64 is using "altr,sys-mgr-s10" compatible. Removed "cpu1-start-addr" for ARM64 as it is not required. Signed-off-by: Niravkumar L Rabara <niravkumar.l.rabara@intel.com> Link: https://lore.kernel.org/r/20250107105129.2784203-1-niravkumar.l.rabara@intel.com Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
52 lines
1.0 KiB
YAML
52 lines
1.0 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/soc/altera/altr,sys-mgr.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Altera SOCFPGA System Manager
|
|
|
|
maintainers:
|
|
- Dinh Nguyen <dinguyen@kernel.org>
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- description: Cyclone5/Arria5/Arria10
|
|
const: altr,sys-mgr
|
|
- description: Stratix10 SoC
|
|
items:
|
|
- const: altr,sys-mgr-s10
|
|
- const: altr,sys-mgr
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
cpu1-start-addr:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
description: CPU1 start address in hex
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: altr,sys-mgr-s10
|
|
then:
|
|
properties:
|
|
cpu1-start-addr: false
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
sysmgr@ffd08000 {
|
|
compatible = "altr,sys-mgr";
|
|
reg = <0xffd08000 0x1000>;
|
|
cpu1-start-addr = <0xffd080c4>;
|
|
};
|