mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 17:51:23 +00:00
f262c73429
The Allwinner H6 and some later SoCs contain some bits in the PRCM (Power Reset Clock Management) block that control some power domains. Those power domains include the one for the GPU, the PLLs and some analogue circuits. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/r/20250416224839.9840-2-andre.przywara@arm.com Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
43 lines
923 B
YAML
43 lines
923 B
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/power/allwinner,sun50i-h6-prcm-ppu.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Allwinner SoCs PRCM power domain controller
|
|
|
|
maintainers:
|
|
- Andre Przywara <andre.przywara@arm.com>
|
|
|
|
description:
|
|
The Allwinner Power Reset Clock Management (PRCM) unit contains bits to
|
|
control a few power domains.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- allwinner,sun50i-h6-prcm-ppu
|
|
- allwinner,sun50i-h616-prcm-ppu
|
|
- allwinner,sun55i-a523-prcm-ppu
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#power-domain-cells':
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- '#power-domain-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
prcm_ppu: power-controller@7010210 {
|
|
compatible = "allwinner,sun50i-h616-prcm-ppu";
|
|
reg = <0x7010210 0x10>;
|
|
#power-domain-cells = <1>;
|
|
};
|