linux-loongson/Documentation/devicetree/bindings/pinctrl/aspeed,ast2600-pinctrl.yaml
Potin Lai 49b2b5c39e dt-bindings: pinctrl: aspeed,ast2600-pinctrl: add NCSI groups
In the NCSI pin table, the reference clock output pin (RMIIXRCLKO) is not
needed on the management controller side.

Add "NCSI" pin groups that are equivalent to the RMII pin groups, but
without the RMIIXRCLKO pin.

Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Potin Lai <potin.lai.pt@gmail.com>
Reviewed-by: Andrew Jeffery <andrew@codeconstruct.com.au>
Link: https://lore.kernel.org/20240621093142.698529-2-potin.lai.pt@gmail.com
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2024-06-26 12:41:07 +02:00

536 lines
9.1 KiB
YAML

# SPDX-License-Identifier: GPL-2.0+
%YAML 1.2
---
$id: http://devicetree.org/schemas/pinctrl/aspeed,ast2600-pinctrl.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: ASPEED AST2600 Pin Controller
maintainers:
- Andrew Jeffery <andrew@aj.id.au>
description: |+
The pin controller node should be the child of a syscon node with the
required property:
- compatible: Should be one of the following:
"aspeed,ast2600-scu", "syscon", "simple-mfd"
Refer to the bindings described in
Documentation/devicetree/bindings/mfd/syscon.yaml
Note: According to the NCSI specification, the reference clock output pin
(RMIIXRCLKO) is not required on the management controller side. To optimize
pin usage, add "NCSI" pin groups that are equivalent to the RMII pin groups,
but without the RMIIXRCLKO pin.
properties:
compatible:
const: aspeed,ast2600-pinctrl
additionalProperties:
$ref: pinmux-node.yaml#
additionalProperties: false
properties:
function:
enum:
- ADC0
- ADC1
- ADC10
- ADC11
- ADC12
- ADC13
- ADC14
- ADC15
- ADC2
- ADC3
- ADC4
- ADC5
- ADC6
- ADC7
- ADC8
- ADC9
- BMCINT
- EMMC
- ESPI
- ESPIALT
- FSI1
- FSI2
- FWQSPI
- FWSPIABR
- FWSPID
- FWSPIWP
- GPIT0
- GPIT1
- GPIT2
- GPIT3
- GPIT4
- GPIT5
- GPIT6
- GPIT7
- GPIU0
- GPIU1
- GPIU2
- GPIU3
- GPIU4
- GPIU5
- GPIU6
- GPIU7
- I2C1
- I2C10
- I2C11
- I2C12
- I2C13
- I2C14
- I2C15
- I2C16
- I2C2
- I2C3
- I2C4
- I2C5
- I2C6
- I2C7
- I2C8
- I2C9
- I3C1
- I3C2
- I3C3
- I3C4
- I3C5
- I3C6
- JTAGM
- LHPD
- LHSIRQ
- LPC
- LPCHC
- LPCPD
- LPCPME
- LPCSMI
- LSIRQ
- MACLINK1
- MACLINK2
- MACLINK3
- MACLINK4
- MDIO1
- MDIO2
- MDIO3
- MDIO4
- NCTS1
- NCTS2
- NCTS3
- NCTS4
- NDCD1
- NDCD2
- NDCD3
- NDCD4
- NDSR1
- NDSR2
- NDSR3
- NDSR4
- NDTR1
- NDTR2
- NDTR3
- NDTR4
- NRI1
- NRI2
- NRI3
- NRI4
- NRTS1
- NRTS2
- NRTS3
- NRTS4
- OSCCLK
- PEWAKE
- PWM0
- PWM1
- PWM10
- PWM11
- PWM12
- PWM13
- PWM14
- PWM15
- PWM2
- PWM3
- PWM4
- PWM5
- PWM6
- PWM7
- PWM8
- PWM9
- RGMII1
- RGMII2
- RGMII3
- RGMII4
- RMII1
- RMII2
- RMII3
- RMII4
- RXD1
- RXD2
- RXD3
- RXD4
- SALT1
- SALT10
- SALT11
- SALT12
- SALT13
- SALT14
- SALT15
- SALT16
- SALT2
- SALT3
- SALT4
- SALT5
- SALT6
- SALT7
- SALT8
- SALT9
- SD1
- SD2
- SGPM1
- SGPM2
- SGPS1
- SGPS2
- SIOONCTRL
- SIOPBI
- SIOPBO
- SIOPWREQ
- SIOPWRGD
- SIOS3
- SIOS5
- SIOSCI
- SPI1
- SPI1ABR
- SPI1CS1
- SPI1WP
- SPI2
- SPI2CS1
- SPI2CS2
- TACH0
- TACH1
- TACH10
- TACH11
- TACH12
- TACH13
- TACH14
- TACH15
- TACH2
- TACH3
- TACH4
- TACH5
- TACH6
- TACH7
- TACH8
- TACH9
- THRU0
- THRU1
- THRU2
- THRU3
- TXD1
- TXD2
- TXD3
- TXD4
- UART10
- UART11
- UART12
- UART13
- UART6
- UART7
- UART8
- UART9
- USB11BHID
- USB2AD
- USB2AH
- USB2AHP
- USB2BD
- USB2BH
- USBAD
- USBADP
- VB
- VGAHS
- VGAVS
- WDTRST1
- WDTRST2
- WDTRST3
- WDTRST4
groups:
enum:
- ADC0
- ADC1
- ADC10
- ADC11
- ADC12
- ADC13
- ADC14
- ADC15
- ADC2
- ADC3
- ADC4
- ADC5
- ADC6
- ADC7
- ADC8
- ADC9
- BMCINT
- EMMCG1
- EMMCG4
- EMMCG8
- ESPI
- ESPIALT
- FSI1
- FSI2
- FWQSPI
- FWSPIABR
- FWSPID
- FWSPIWP
- GPIT0
- GPIT1
- GPIT2
- GPIT3
- GPIT4
- GPIT5
- GPIT6
- GPIT7
- GPIU0
- GPIU1
- GPIU2
- GPIU3
- GPIU4
- GPIU5
- GPIU6
- GPIU7
- HVI3C3
- HVI3C4
- I2C1
- I2C10
- I2C11
- I2C12
- I2C13
- I2C14
- I2C15
- I2C16
- I2C2
- I2C3
- I2C4
- I2C5
- I2C6
- I2C7
- I2C8
- I2C9
- I3C1
- I3C2
- I3C3
- I3C4
- I3C5
- I3C6
- JTAGM
- LHPD
- LHSIRQ
- LPC
- LPCHC
- LPCPD
- LPCPME
- LPCSMI
- LSIRQ
- MACLINK1
- MACLINK2
- MACLINK3
- MACLINK4
- MDIO1
- MDIO2
- MDIO3
- MDIO4
- NCSI3
- NCSI4
- NCTS1
- NCTS2
- NCTS3
- NCTS4
- NDCD1
- NDCD2
- NDCD3
- NDCD4
- NDSR1
- NDSR2
- NDSR3
- NDSR4
- NDTR1
- NDTR2
- NDTR3
- NDTR4
- NRI1
- NRI2
- NRI3
- NRI4
- NRTS1
- NRTS2
- NRTS3
- NRTS4
- OSCCLK
- PEWAKE
- PWM0
- PWM1
- PWM10G0
- PWM10G1
- PWM11G0
- PWM11G1
- PWM12G0
- PWM12G1
- PWM13G0
- PWM13G1
- PWM14G0
- PWM14G1
- PWM15G0
- PWM15G1
- PWM2
- PWM3
- PWM4
- PWM5
- PWM6
- PWM7
- PWM8G0
- PWM8G1
- PWM9G0
- PWM9G1
- QSPI1
- QSPI2
- RGMII1
- RGMII2
- RGMII3
- RGMII4
- RMII1
- RMII2
- RMII3
- RMII4
- RXD1
- RXD2
- RXD3
- RXD4
- SALT1
- SALT10G0
- SALT10G1
- SALT11G0
- SALT11G1
- SALT12G0
- SALT12G1
- SALT13G0
- SALT13G1
- SALT14G0
- SALT14G1
- SALT15G0
- SALT15G1
- SALT16G0
- SALT16G1
- SALT2
- SALT3
- SALT4
- SALT5
- SALT6
- SALT7
- SALT8
- SALT9G0
- SALT9G1
- SD1
- SD2
- SD3
- SGPM1
- SGPM2
- SGPS1
- SGPS2
- SIOONCTRL
- SIOPBI
- SIOPBO
- SIOPWREQ
- SIOPWRGD
- SIOS3
- SIOS5
- SIOSCI
- SPI1
- SPI1ABR
- SPI1CS1
- SPI1WP
- SPI2
- SPI2CS1
- SPI2CS2
- TACH0
- TACH1
- TACH10
- TACH11
- TACH12
- TACH13
- TACH14
- TACH15
- TACH2
- TACH3
- TACH4
- TACH5
- TACH6
- TACH7
- TACH8
- TACH9
- THRU0
- THRU1
- THRU2
- THRU3
- TXD1
- TXD2
- TXD3
- TXD4
- UART10
- UART11
- UART12G0
- UART12G1
- UART13G0
- UART13G1
- UART6
- UART7
- UART8
- UART9
- USBA
- USBB
- VB
- VGAHS
- VGAVS
- WDTRST1
- WDTRST2
- WDTRST3
- WDTRST4
pins: true
bias-disable: true
allOf:
- $ref: pinctrl.yaml#
required:
- compatible
examples:
- |
syscon: scu@1e6e2000 {
compatible = "aspeed,ast2600-scu", "syscon", "simple-mfd";
reg = <0x1e6e2000 0xf6c>;
#clock-cells = <1>;
#reset-cells = <1>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x1e6e2000 0x1000>;
pinctrl: pinctrl {
compatible = "aspeed,ast2600-pinctrl";
pinctrl_pwm10g1_default: pwm10g1_default {
function = "PWM10";
groups = "PWM10G1";
};
pinctrl_gpioh0_unbiased_default: gpioh0 {
pins = "A18";
bias-disable;
};
};
};