mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-30 21:52:21 +00:00
b0c37572a6
The Amlogic Meson8b SoC has 83 CBUS GPIOs, thus lower the minItems for gpio-line-names to account for it, fixing DTBs check on Meson8b based boards. Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Acked-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/20240911-topic-amlogic-arm32-upstream-bindings-fixes-meson-pinctrl-gpio-line-names-v1-1-4345ba336ea4@linaro.org Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
83 lines
1.9 KiB
YAML
83 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pinctrl/amlogic,meson8-pinctrl-cbus.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Amlogic Meson8 CBUS pinmux controller
|
|
|
|
maintainers:
|
|
- Neil Armstrong <neil.armstrong@linaro.org>
|
|
|
|
allOf:
|
|
- $ref: amlogic,meson-pinctrl-common.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- enum:
|
|
- amlogic,meson8-cbus-pinctrl
|
|
- amlogic,meson8b-cbus-pinctrl
|
|
- amlogic,meson-gxbb-periphs-pinctrl
|
|
- amlogic,meson-gxl-periphs-pinctrl
|
|
- amlogic,meson-axg-periphs-pinctrl
|
|
- items:
|
|
- const: amlogic,meson8m2-cbus-pinctrl
|
|
- const: amlogic,meson8-cbus-pinctrl
|
|
|
|
required:
|
|
- compatible
|
|
|
|
patternProperties:
|
|
"^bank@[0-9a-f]+$":
|
|
$ref: amlogic,meson-pinctrl-common.yaml#/$defs/meson-gpio
|
|
|
|
unevaluatedProperties: false
|
|
|
|
properties:
|
|
reg:
|
|
maxItems: 4
|
|
|
|
reg-names:
|
|
items:
|
|
- const: mux
|
|
- const: pull
|
|
- const: pull-enable
|
|
- const: gpio
|
|
|
|
gpio-line-names:
|
|
minItems: 83 # Meson8b
|
|
maxItems: 120 # Meson8
|
|
|
|
unevaluatedProperties:
|
|
type: object
|
|
$ref: amlogic,meson-pinctrl-common.yaml#/$defs/meson-pins
|
|
|
|
examples:
|
|
- |
|
|
pinctrl_cbus: pinctrl {
|
|
compatible = "amlogic,meson8-cbus-pinctrl";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
bank@80b0 {
|
|
reg = <0x80b0 0x28>,
|
|
<0x80e8 0x18>,
|
|
<0x8120 0x18>,
|
|
<0x8030 0x30>;
|
|
reg-names = "mux", "pull", "pull-enable", "gpio";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-ranges = <&pinctrl_cbus 0 0 120>;
|
|
};
|
|
|
|
cec_ao_a_h_pins: cec_ao_a_h {
|
|
mux {
|
|
groups = "cec_ao_a_h";
|
|
function = "cec_ao_a_h";
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|