mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-28 18:10:32 +00:00
e1cb67ab82
The TBU clock belongs to the Translation Buffer Unit, part of the SMMU. The ref clock is already being driven upstream through some of the branches. Signed-off-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Signed-off-by: Manivannan Sadhasivam <mani@kernel.org> Acked-by: Rob Herring (Arm) <robh@kernel.org> Link: https://patch.msgid.link/20250521-topic-8150_pcie_drop_clocks-v1-2-3d42e84f6453@oss.qualcomm.com
161 lines
4.8 KiB
YAML
161 lines
4.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pci/qcom,pcie-sm8150.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm SM8150 PCI Express Root Complex
|
|
|
|
maintainers:
|
|
- Bjorn Andersson <andersson@kernel.org>
|
|
- Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
|
|
|
description:
|
|
Qualcomm SM8150 SoC PCIe root complex controller is based on the Synopsys
|
|
DesignWare PCIe IP.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- const: qcom,pcie-sm8150
|
|
- items:
|
|
- enum:
|
|
- qcom,pcie-qcs615
|
|
- const: qcom,pcie-sm8150
|
|
|
|
reg:
|
|
minItems: 5
|
|
maxItems: 6
|
|
|
|
reg-names:
|
|
minItems: 5
|
|
items:
|
|
- const: parf # Qualcomm specific registers
|
|
- const: dbi # DesignWare PCIe registers
|
|
- const: elbi # External local bus interface registers
|
|
- const: atu # ATU address space
|
|
- const: config # PCIe configuration space
|
|
- const: mhi # MHI registers
|
|
|
|
clocks:
|
|
minItems: 6
|
|
maxItems: 6
|
|
|
|
clock-names:
|
|
items:
|
|
- const: pipe # PIPE clock
|
|
- const: aux # Auxiliary clock
|
|
- const: cfg # Configuration clock
|
|
- const: bus_master # Master AXI clock
|
|
- const: bus_slave # Slave AXI clock
|
|
- const: slave_q2a # Slave Q2A clock
|
|
|
|
interrupts:
|
|
minItems: 8
|
|
maxItems: 9
|
|
|
|
interrupt-names:
|
|
minItems: 8
|
|
items:
|
|
- const: msi0
|
|
- const: msi1
|
|
- const: msi2
|
|
- const: msi3
|
|
- const: msi4
|
|
- const: msi5
|
|
- const: msi6
|
|
- const: msi7
|
|
- const: global
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
reset-names:
|
|
items:
|
|
- const: pci
|
|
|
|
allOf:
|
|
- $ref: qcom,pcie-common.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,gcc-sm8150.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/interconnect/qcom,sm8150.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
pcie@1c00000 {
|
|
compatible = "qcom,pcie-sm8150";
|
|
reg = <0 0x01c00000 0 0x3000>,
|
|
<0 0x60000000 0 0xf1d>,
|
|
<0 0x60000f20 0 0xa8>,
|
|
<0 0x60001000 0 0x1000>,
|
|
<0 0x60100000 0 0x100000>;
|
|
reg-names = "parf", "dbi", "elbi", "atu", "config";
|
|
ranges = <0x01000000 0x0 0x00000000 0x0 0x60200000 0x0 0x100000>,
|
|
<0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x3d00000>;
|
|
|
|
bus-range = <0x00 0xff>;
|
|
device_type = "pci";
|
|
linux,pci-domain = <0>;
|
|
num-lanes = <1>;
|
|
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
|
|
clocks = <&gcc GCC_PCIE_0_PIPE_CLK>,
|
|
<&gcc GCC_PCIE_0_AUX_CLK>,
|
|
<&gcc GCC_PCIE_0_CFG_AHB_CLK>,
|
|
<&gcc GCC_PCIE_0_MSTR_AXI_CLK>,
|
|
<&gcc GCC_PCIE_0_SLV_AXI_CLK>,
|
|
<&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>;
|
|
clock-names = "pipe",
|
|
"aux",
|
|
"cfg",
|
|
"bus_master",
|
|
"bus_slave",
|
|
"slave_q2a";
|
|
|
|
interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "msi0", "msi1", "msi2", "msi3",
|
|
"msi4", "msi5", "msi6", "msi7", "global";
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 0x7>;
|
|
interrupt-map = <0 0 0 1 &intc 0 149 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
|
|
<0 0 0 2 &intc 0 150 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
|
|
<0 0 0 3 &intc 0 151 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
|
|
<0 0 0 4 &intc 0 152 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
|
|
|
|
iommu-map = <0x0 &apps_smmu 0x1d80 0x1>,
|
|
<0x100 &apps_smmu 0x1d81 0x1>;
|
|
|
|
phys = <&pcie0_phy>;
|
|
phy-names = "pciephy";
|
|
|
|
pinctrl-0 = <&pcie0_default_state>;
|
|
pinctrl-names = "default";
|
|
|
|
power-domains = <&gcc PCIE_0_GDSC>;
|
|
|
|
resets = <&gcc GCC_PCIE_0_BCR>;
|
|
reset-names = "pci";
|
|
|
|
perst-gpios = <&tlmm 35 GPIO_ACTIVE_HIGH>;
|
|
wake-gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|