mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-28 18:10:32 +00:00
e5efa3ff41
Add the (optional) resets property. The mscc-miim device is impacted by the switch reset especially when the mscc-miim device is used as part of the LAN966x PCI device. Signed-off-by: Herve Codina <herve.codina@bootlin.com> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: David S. Miller <davem@davemloft.net>
72 lines
1.3 KiB
YAML
72 lines
1.3 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/net/mscc,miim.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Microsemi MII Management Controller (MIIM)
|
|
|
|
maintainers:
|
|
- Alexandre Belloni <alexandre.belloni@bootlin.com>
|
|
|
|
allOf:
|
|
- $ref: mdio.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- mscc,ocelot-miim
|
|
- microchip,lan966x-miim
|
|
|
|
"#address-cells":
|
|
const: 1
|
|
|
|
"#size-cells":
|
|
const: 0
|
|
|
|
reg:
|
|
items:
|
|
- description: base address
|
|
- description: associated reset register for internal PHYs
|
|
minItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
clock-frequency: true
|
|
|
|
resets:
|
|
items:
|
|
- description:
|
|
Reset shared with all blocks attached to the Switch Core Register
|
|
Bus (CSR) including VRAP slave.
|
|
|
|
reset-names:
|
|
items:
|
|
- const: switch
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#address-cells"
|
|
- "#size-cells"
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
mdio@107009c {
|
|
compatible = "mscc,ocelot-miim";
|
|
reg = <0x107009c 0x36>, <0x10700f0 0x8>;
|
|
interrupts = <14>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
};
|