mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 06:39:05 +00:00
a5d4d993fa
The code has been updated to follow what datasheet says about the polarity of the reset pin, which is active-low. Update the device tree bindings accordingly. Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/20250305105656.2133487-5-andriy.shevchenko@linux.intel.com Signed-off-by: Stefan Schmidt <stefan@datenfreihafen.org>
29 lines
933 B
Plaintext
29 lines
933 B
Plaintext
* CA8210 IEEE 802.15.4 *
|
|
|
|
Required properties:
|
|
- compatible: Should be "cascoda,ca8210"
|
|
- reg: Controlling chip select
|
|
- spi-max-frequency: Maximum clock speed, should be *less than*
|
|
4000000
|
|
- spi-cpol: Requires inverted clock polarity
|
|
- reset-gpio: GPIO attached to reset
|
|
- irq-gpio: GPIO attached to IRQ
|
|
Optional properties:
|
|
- extclock-enable: Include for the ca8210 to route its 16MHz clock
|
|
to an output
|
|
- extclock-freq: Frequency in Hz of the external clock
|
|
- extclock-gpio: GPIO of the ca8210 to output the clock on
|
|
|
|
Example:
|
|
ca8210@0 {
|
|
compatible = "cascoda,ca8210";
|
|
reg = <0>;
|
|
spi-max-frequency = <3000000>;
|
|
spi-cpol;
|
|
reset-gpio = <&gpio1 1 GPIO_ACTIVE_LOW>;
|
|
irq-gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
|
|
extclock-enable;
|
|
extclock-freq = 16000000;
|
|
extclock-gpio = 2;
|
|
};
|