mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 15:14:52 +00:00
a6ee35bd1f
Airoha AN7583 SoC have 3 different MDIO Controller. One comes from the intergated Switch based on MT7530. The other 2 live under the SCU register and expose 2 dedicated MDIO controller. Document the schema for the 2 dedicated MDIO controller. Each MDIO controller can be independently reset with the SoC reset line. Each MDIO controller have a dedicated clock configured to 2.5MHz by default to follow MDIO bus IEEE 802.3 standard. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com> Signed-off-by: David S. Miller <davem@davemloft.net>
60 lines
1.1 KiB
YAML
60 lines
1.1 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/net/airoha,an7583-mdio.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Airoha AN7583 Dedicated MDIO Controller
|
|
|
|
maintainers:
|
|
- Christian Marangi <ansuelsmth@gmail.com>
|
|
|
|
description:
|
|
Airoha AN7583 SoC have 3 different MDIO Controller.
|
|
|
|
One comes from the intergated Switch based on MT7530.
|
|
|
|
The other 2 (that this schema describe) live under the SCU
|
|
register supporting both C22 and C45 PHYs.
|
|
|
|
$ref: mdio.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
const: airoha,an7583-mdio
|
|
|
|
reg:
|
|
enum: [0xc8, 0xcc]
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
clock-frequency:
|
|
default: 2500000
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- resets
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
system-controller {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
mdio-bus@c8 {
|
|
compatible = "airoha,an7583-mdio";
|
|
reg = <0xc8>;
|
|
|
|
clocks = <&scu>;
|
|
resets = <&scu>;
|
|
};
|
|
};
|