mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 17:51:23 +00:00
cfb00dfa1b
Add compatible strings for the FG, HDR, RSZ, STITCH, TCC, TDSHP and WROT hardware components found in MediaTek's MT8188 SoC. This hardware is compatible with MT8195. Acked-by: Nicolas Dufresne <nicolas.dufresne@collabora.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20241218105320.38980-3-angelogioacchino.delregno@collabora.com Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
91 lines
2.4 KiB
YAML
91 lines
2.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/media/mediatek,mdp3-wrot.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: MediaTek Write DMA with Rotation
|
|
|
|
maintainers:
|
|
- Matthias Brugger <matthias.bgg@gmail.com>
|
|
- Moudy Ho <moudy.ho@mediatek.com>
|
|
|
|
description: |
|
|
One of Media Data Path 3 (MDP3) components used to write DMA with frame rotation.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- enum:
|
|
- mediatek,mt8183-mdp3-wrot
|
|
- items:
|
|
- enum:
|
|
- mediatek,mt8188-mdp3-wrot
|
|
- mediatek,mt8195-mdp3-wrot
|
|
- const: mediatek,mt8183-mdp3-wrot
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
mediatek,gce-client-reg:
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
items:
|
|
items:
|
|
- description: phandle of GCE
|
|
- description: GCE subsys id
|
|
- description: register offset
|
|
- description: register size
|
|
description: The register of client driver can be configured by gce with
|
|
4 arguments defined in this property. Each GCE subsys id is mapping to
|
|
a client defined in the header include/dt-bindings/gce/<chip>-gce.h.
|
|
|
|
mediatek,gce-events:
|
|
description:
|
|
The event id which is mapping to the specific hardware event signal
|
|
to gce. The event id is defined in the gce header
|
|
include/dt-bindings/gce/<chip>-gce.h of each chips.
|
|
$ref: /schemas/types.yaml#/definitions/uint32-array
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 1
|
|
|
|
iommus:
|
|
maxItems: 1
|
|
|
|
'#dma-cells':
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- mediatek,gce-client-reg
|
|
- mediatek,gce-events
|
|
- power-domains
|
|
- clocks
|
|
- iommus
|
|
- '#dma-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/mt8183-clk.h>
|
|
#include <dt-bindings/gce/mt8183-gce.h>
|
|
#include <dt-bindings/power/mt8183-power.h>
|
|
#include <dt-bindings/memory/mt8183-larb-port.h>
|
|
|
|
dma-controller@14005000 {
|
|
compatible = "mediatek,mt8183-mdp3-wrot";
|
|
reg = <0x14005000 0x1000>;
|
|
mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x5000 0x1000>;
|
|
mediatek,gce-events = <CMDQ_EVENT_MDP_WROT0_SOF>,
|
|
<CMDQ_EVENT_MDP_WROT0_EOF>;
|
|
power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
|
|
clocks = <&mmsys CLK_MM_MDP_WROT0>;
|
|
iommus = <&iommu>;
|
|
#dma-cells = <1>;
|
|
};
|