mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 17:51:23 +00:00

Add binding documentation for i.MX8QXP and i.MX8QM ISI. The clock-names, power-domains, and ports differ significantly from the existing nxp,imx8-isi.yaml. Create a new file to avoid complex if-else branches. Add new file to MAINTAINERS. Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Frank Li <Frank.Li@nxp.com> Link: https://lore.kernel.org/r/20250522-8qxp_camera-v5-1-d4be869fdb7e@nxp.com Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Signed-off-by: Hans Verkuil <hverkuil@xs4all.nl>
118 lines
3.3 KiB
YAML
118 lines
3.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/media/fsl,imx8qm-isi.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: i.MX8QM Image Sensing Interface
|
|
|
|
maintainers:
|
|
- Frank Li <Frank.Li@nxp.com>
|
|
|
|
description:
|
|
The Image Sensing Interface (ISI) combines image processing pipelines with
|
|
DMA engines to process and capture frames originating from a variety of
|
|
sources. The inputs to the ISI go through Pixel Link interfaces, and their
|
|
number and nature is SoC-dependent. They cover both capture interfaces (MIPI
|
|
CSI-2 RX, HDMI RX, ...) and display engine outputs for writeback support.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- fsl,imx8qm-isi
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 8
|
|
|
|
clock-names:
|
|
items:
|
|
- const: per0
|
|
- const: per1
|
|
- const: per2
|
|
- const: per3
|
|
- const: per4
|
|
- const: per5
|
|
- const: per6
|
|
- const: per7
|
|
|
|
interrupts:
|
|
maxItems: 8
|
|
|
|
power-domains:
|
|
maxItems: 8
|
|
|
|
ports:
|
|
$ref: /schemas/graph.yaml#/properties/ports
|
|
properties:
|
|
port@2:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description: MIPI CSI-2 RX 0
|
|
port@3:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description: MIPI CSI-2 RX 1
|
|
port@4:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description: HDMI RX
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- interrupts
|
|
- power-domains
|
|
- ports
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/clock/imx8-clock.h>
|
|
#include <dt-bindings/clock/imx8-lpcg.h>
|
|
#include <dt-bindings/firmware/imx/rsrc.h>
|
|
|
|
image-controller@58100000 {
|
|
compatible = "fsl,imx8qm-isi";
|
|
reg = <0x58100000 0x80000>;
|
|
interrupts = <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 298 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&pdma0_lpcg IMX_LPCG_CLK_0>,
|
|
<&pdma1_lpcg IMX_LPCG_CLK_0>,
|
|
<&pdma2_lpcg IMX_LPCG_CLK_0>,
|
|
<&pdma3_lpcg IMX_LPCG_CLK_0>,
|
|
<&pdma4_lpcg IMX_LPCG_CLK_0>,
|
|
<&pdma5_lpcg IMX_LPCG_CLK_0>,
|
|
<&pdma6_lpcg IMX_LPCG_CLK_0>,
|
|
<&pdma7_lpcg IMX_LPCG_CLK_0>;
|
|
clock-names = "per0", "per1", "per2", "per3",
|
|
"per4", "per5", "per6", "per7";
|
|
power-domains = <&pd IMX_SC_R_ISI_CH0>, <&pd IMX_SC_R_ISI_CH1>,
|
|
<&pd IMX_SC_R_ISI_CH2>, <&pd IMX_SC_R_ISI_CH3>,
|
|
<&pd IMX_SC_R_ISI_CH4>, <&pd IMX_SC_R_ISI_CH5>,
|
|
<&pd IMX_SC_R_ISI_CH6>, <&pd IMX_SC_R_ISI_CH7>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@2 {
|
|
reg = <2>;
|
|
endpoint {
|
|
remote-endpoint = <&mipi_csi0_out>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
...
|