mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-30 21:52:21 +00:00
de13141516
According to existed dts arch/arm/boot/dts/armv7-m.dtsi and driver
drivers/irqchip/irq-nvic.c, compatible string should be arm,armv7m-nvic,
Fix below CHECK_DTB warning:
arch/arm/boot/dts/nxp/vf/vf610m4-cosmic.dtb: /interrupt-controller@e000e100:
failed to match any schema with compatible: ['arm,armv7m-nvic']
Signed-off-by: Frank Li <Frank.Li@nxp.com>
Link: https://lore.kernel.org/r/20250624224630.2518776-1-Frank.Li@nxp.com
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
63 lines
1.4 KiB
YAML
63 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/interrupt-controller/arm,nvic.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: ARM Nested Vector Interrupt Controller (NVIC)
|
|
|
|
maintainers:
|
|
- Rob Herring <robh@kernel.org>
|
|
|
|
description:
|
|
The NVIC provides an interrupt controller that is tightly coupled to Cortex-M
|
|
based processor cores. The NVIC implemented on different SoCs vary in the
|
|
number of interrupts and priority bits per interrupt.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- arm,armv7m-nvic # deprecated
|
|
- arm,v6m-nvic
|
|
- arm,v7m-nvic
|
|
- arm,v8m-nvic
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#address-cells':
|
|
const: 0
|
|
|
|
interrupt-controller: true
|
|
|
|
'#interrupt-cells':
|
|
enum: [1, 2]
|
|
description: |
|
|
Number of cells to encode an interrupt source:
|
|
first = interrupt number, second = priority.
|
|
|
|
arm,num-irq-priority-bits:
|
|
description: Number of priority bits implemented by the SoC
|
|
minimum: 1
|
|
maximum: 8
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupt-controller
|
|
- '#interrupt-cells'
|
|
- arm,num-irq-priority-bits
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
interrupt-controller@e000e100 {
|
|
compatible = "arm,v7m-nvic";
|
|
#interrupt-cells = <2>;
|
|
#address-cells = <0>;
|
|
interrupt-controller;
|
|
reg = <0xe000e100 0xc00>;
|
|
arm,num-irq-priority-bits = <4>;
|
|
};
|