mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-31 14:13:39 +00:00

Add compatible string "fsl,imx94-lpi2c" for the i.MX94 chip, which is backward compatible with i.MX7ULP. Set it to fall back to "fsl,imx7ulp-lpi2c". Signed-off-by: Frank Li <Frank.Li@nxp.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Signed-off-by: Andi Shyti <andi.shyti@kernel.org> Link: https://lore.kernel.org/r/20250306155815.110514-1-Frank.Li@nxp.com
86 lines
1.8 KiB
YAML
86 lines
1.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/i2c/i2c-imx-lpi2c.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Freescale Low Power Inter IC (LPI2C) for i.MX
|
|
|
|
maintainers:
|
|
- Shawn Guo <shawnguo@kernel.org>
|
|
- Sascha Hauer <s.hauer@pengutronix.de>
|
|
- Fabio Estevam <festevam@gmail.com>
|
|
|
|
allOf:
|
|
- $ref: /schemas/i2c/i2c-controller.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- enum:
|
|
- fsl,imx7ulp-lpi2c
|
|
- items:
|
|
- enum:
|
|
- fsl,imx8qxp-lpi2c
|
|
- fsl,imx8dxl-lpi2c
|
|
- fsl,imx8qm-lpi2c
|
|
- fsl,imx8ulp-lpi2c
|
|
- fsl,imx93-lpi2c
|
|
- fsl,imx94-lpi2c
|
|
- fsl,imx95-lpi2c
|
|
- const: fsl,imx7ulp-lpi2c
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
assigned-clock-parents: true
|
|
assigned-clock-rates: true
|
|
assigned-clocks: true
|
|
clock-frequency: true
|
|
|
|
clock-names:
|
|
items:
|
|
- const: per
|
|
- const: ipg
|
|
|
|
clocks:
|
|
maxItems: 2
|
|
|
|
dmas:
|
|
items:
|
|
- description: DMA controller phandle and request line for TX
|
|
- description: DMA controller phandle and request line for RX
|
|
|
|
dma-names:
|
|
items:
|
|
- const: tx
|
|
- const: rx
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/imx7ulp-clock.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
i2c@40a50000 {
|
|
compatible = "fsl,imx7ulp-lpi2c";
|
|
reg = <0x40A50000 0x10000>;
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clks IMX7ULP_CLK_LPI2C7>,
|
|
<&clks IMX7ULP_CLK_NIC1_BUS_DIV>;
|
|
};
|