mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 06:39:05 +00:00
70a299ed2e
Convert cdn-dp-rockchip.txt to yaml. Add new "port@1" property which represents the CDN DP output to keep the same style as the other display interfaces. This patch also changes the constraints for "phys" and "extcon". For the original binding, only one phy and the corresponding extcon can be specified. In the new binding, one or two phys can be specified. Since the RK3399 has two DP-USB PHYs, specifying one allows output via the corresponding PHY, while specifying two lets the driver choose one PHY for output. This rule also applies to extcon, which provides the cable state for the corresponding PHY. Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20250520024718.142-3-kernel@airkyi.com Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
171 lines
4.2 KiB
YAML
171 lines
4.2 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/display/rockchip/rockchip,rk3399-cdn-dp.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Rockchip RK3399 specific extensions to the CDN Display Port
|
|
|
|
maintainers:
|
|
- Andy Yan <andy.yan@rock-chip.com>
|
|
- Heiko Stuebner <heiko@sntech.de>
|
|
- Sandy Huang <hjc@rock-chips.com>
|
|
|
|
allOf:
|
|
- $ref: /schemas/sound/dai-common.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: rockchip,rk3399-cdn-dp
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: DP core work clock
|
|
- description: APB clock
|
|
- description: SPDIF interface clock
|
|
- description: GRF clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: core-clk
|
|
- const: pclk
|
|
- const: spdif
|
|
- const: grf
|
|
|
|
extcon:
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
minItems: 1
|
|
items:
|
|
- description: Extcon device providing the cable state for DP PHY device 0
|
|
- description: Extcon device providing the cable state for DP PHY device 1
|
|
description:
|
|
List of phandle to the extcon device providing the cable state for the DP PHY.
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
phys:
|
|
minItems: 1
|
|
items:
|
|
- description: DP output to the DP PHY device 0
|
|
- description: DP output to the DP PHY device 1
|
|
description:
|
|
RK3399 have two DP-USB PHY, specifying one PHY which want to use, or
|
|
specify two PHYs here to let the driver determine which PHY to use.
|
|
|
|
ports:
|
|
$ref: /schemas/graph.yaml#/properties/ports
|
|
|
|
properties:
|
|
port@0:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description: Input of the CDN DP
|
|
|
|
properties:
|
|
endpoint@0:
|
|
description: Connection to the VOPB
|
|
|
|
endpoint@1:
|
|
description: Connection to the VOPL
|
|
|
|
port@1:
|
|
$ref: /schemas/graph.yaml#/properties/port
|
|
description: Output of the CDN DP
|
|
|
|
required:
|
|
- port@0
|
|
- port@1
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
maxItems: 4
|
|
|
|
reset-names:
|
|
items:
|
|
- const: spdif
|
|
- const: dptx
|
|
- const: apb
|
|
- const: core
|
|
|
|
rockchip,grf:
|
|
$ref: /schemas/types.yaml#/definitions/phandle
|
|
description:
|
|
Phandle to GRF register to control HPD.
|
|
|
|
"#sound-dai-cells":
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- interrupts
|
|
- phys
|
|
- ports
|
|
- resets
|
|
- reset-names
|
|
- rockchip,grf
|
|
- "#sound-dai-cells"
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/rk3399-cru.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/power/rk3399-power.h>
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
dp@fec00000 {
|
|
compatible = "rockchip,rk3399-cdn-dp";
|
|
reg = <0x0 0xfec00000 0x0 0x100000>;
|
|
assigned-clocks = <&cru SCLK_DP_CORE>;
|
|
assigned-clock-rates = <100000000>;
|
|
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cru SCLK_DP_CORE>, <&cru PCLK_DP_CTRL>, <&cru SCLK_SPDIF_REC_DPTX>,
|
|
<&cru PCLK_VIO_GRF>;
|
|
clock-names = "core-clk", "pclk", "spdif", "grf";
|
|
power-domains = <&power RK3399_PD_HDCP>;
|
|
phys = <&tcphy0_dp>, <&tcphy1_dp>;
|
|
resets = <&cru SRST_DPTX_SPDIF_REC>, <&cru SRST_P_UPHY0_DPTX>,
|
|
<&cru SRST_P_UPHY0_APB>, <&cru SRST_DP_CORE>;
|
|
reset-names = "spdif", "dptx", "apb", "core";
|
|
rockchip,grf = <&grf>;
|
|
#sound-dai-cells = <1>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
dp_in: port@0 {
|
|
reg = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
dp_in_vopb: endpoint@0 {
|
|
reg = <0>;
|
|
remote-endpoint = <&vopb_out_dp>;
|
|
};
|
|
|
|
dp_in_vopl: endpoint@1 {
|
|
reg = <1>;
|
|
remote-endpoint = <&vopl_out_dp>;
|
|
};
|
|
};
|
|
|
|
dp_out: port@1 {
|
|
reg = <1>;
|
|
};
|
|
};
|
|
};
|
|
};
|