mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 06:39:05 +00:00
1c0ff333f2
Freescale i.MX8qxp Display Controller is implemented as construction set of building blocks with unified concept and standardized interfaces. Document all existing processing units. Signed-off-by: Liu Ying <victor.liu@nxp.com> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/r/20250414035028.1561475-2-victor.liu@nxp.com
73 lines
1.7 KiB
YAML
73 lines
1.7 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/display/imx/fsl,imx8qxp-dc-extdst.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Freescale i.MX8qxp Display Controller External Destination Interface
|
|
|
|
description: |
|
|
The External Destination unit is the interface between the internal pixel
|
|
processing pipeline of the Pixel Engine, which is 30-bit RGB plus 8-bit Alpha,
|
|
and a Display Engine.
|
|
|
|
It comprises the following built-in Gamma apply function.
|
|
|
|
+------X-----------------------+
|
|
| | ExtDst Unit |
|
|
| V |
|
|
| +-------+ |
|
|
| | Gamma | |
|
|
| +-------+ |
|
|
| | |
|
|
| V +
|
|
+------X-----------------------+
|
|
|
|
The output format is 24-bit RGB plus 1-bit Alpha. Conversion from 10 to 8
|
|
bits is done by LSBit truncation. Alpha output bit is 1 for input 255, 0
|
|
otherwise.
|
|
|
|
maintainers:
|
|
- Liu Ying <victor.liu@nxp.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: fsl,imx8qxp-dc-extdst
|
|
|
|
reg:
|
|
maxItems: 2
|
|
|
|
reg-names:
|
|
items:
|
|
- const: pec
|
|
- const: cfg
|
|
|
|
interrupts:
|
|
maxItems: 3
|
|
|
|
interrupt-names:
|
|
items:
|
|
- const: shdload
|
|
- const: framecomplete
|
|
- const: seqcomplete
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- reg-names
|
|
- interrupts
|
|
- interrupt-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
extdst@56180980 {
|
|
compatible = "fsl,imx8qxp-dc-extdst";
|
|
reg = <0x56180980 0x1c>, <0x56184800 0x28>;
|
|
reg-names = "pec", "cfg";
|
|
interrupt-parent = <&dc0_intc>;
|
|
interrupts = <3>, <4>, <5>;
|
|
interrupt-names = "shdload", "framecomplete", "seqcomplete";
|
|
};
|