mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-03 17:51:23 +00:00
698a3e3c5e
Xilinx clocking wizard IP core's dynamic reconfiguration support is optionally enabled at build time. Add a devicetree boolean property to describe whether the hardware supports this feature or not. Since dynamic reconfiguration support was previously assumed enabled, introduce a property to indicate the inverse, in order to maintain devicetree backwards compatibility. Hence, this new xlnx,static-config property should be specified when dynamic reconfiguration support is disabled in the IP core configuration. Signed-off-by: Harry Austen <hpausten@protonmail.com> Link: https://lore.kernel.org/r/20240913191037.2690-6-hpausten@protonmail.com Acked-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
85 lines
1.9 KiB
YAML
85 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/xlnx,clocking-wizard.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Xilinx clocking wizard
|
|
|
|
maintainers:
|
|
- Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
|
|
|
|
description:
|
|
The clocking wizard is a soft ip clocking block of Xilinx versal. It
|
|
reads required input clock frequencies from the devicetree and acts as clock
|
|
clock output.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- xlnx,clocking-wizard
|
|
- xlnx,clocking-wizard-v5.2
|
|
- xlnx,clocking-wizard-v6.0
|
|
- xlnx,versal-clk-wizard
|
|
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
"#clock-cells":
|
|
const: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: clock input
|
|
- description: axi clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: clk_in1
|
|
- const: s_axi_aclk
|
|
|
|
xlnx,static-config:
|
|
$ref: /schemas/types.yaml#/definitions/flag
|
|
description:
|
|
Indicate whether the core has been configured without support for dynamic
|
|
runtime reconfguration of the clocking primitive MMCM/PLL.
|
|
|
|
xlnx,speed-grade:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
enum: [1, 2, 3]
|
|
description:
|
|
Speed grade of the device. Higher the speed grade faster is the FPGA device.
|
|
|
|
xlnx,nr-outputs:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 1
|
|
maximum: 8
|
|
description:
|
|
Number of outputs.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#clock-cells"
|
|
- clocks
|
|
- clock-names
|
|
- xlnx,speed-grade
|
|
- xlnx,nr-outputs
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clock-controller@b0000000 {
|
|
compatible = "xlnx,clocking-wizard";
|
|
reg = <0xb0000000 0x10000>;
|
|
#clock-cells = <1>;
|
|
xlnx,static-config;
|
|
xlnx,speed-grade = <1>;
|
|
xlnx,nr-outputs = <6>;
|
|
clock-names = "clk_in1", "s_axi_aclk";
|
|
clocks = <&clkc 15>, <&clkc 15>;
|
|
};
|
|
...
|