mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-04 10:33:13 +00:00
e51c16f9ee
No double colon is necessary in the description. Fix it for all bindings so future bindings won't have the same copy-paste mistake. Reported-by: Rob Herring <robh@kernel.org> Closes: https://lore.kernel.org/lkml/20250625150458.GA1182597-robh@kernel.org/ Signed-off-by: Luca Weiss <luca.weiss@fairphone.com> Link: https://lore.kernel.org/r/20250717-bindings-double-colon-v1-1-c04abc180fcd@fairphone.com Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
67 lines
1.7 KiB
YAML
67 lines
1.7 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,sm8650-gcc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Global Clock & Reset Controller on SM8650
|
|
|
|
maintainers:
|
|
- Bjorn Andersson <andersson@kernel.org>
|
|
|
|
description: |
|
|
Qualcomm global clock control module provides the clocks, resets and power
|
|
domains on SM8650
|
|
|
|
See also: include/dt-bindings/clock/qcom,sm8650-gcc.h
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,sm8650-gcc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Board Always On XO source
|
|
- description: Sleep clock source
|
|
- description: PCIE 0 Pipe clock source
|
|
- description: PCIE 1 Pipe clock source
|
|
- description: PCIE 1 Phy Auxiliary clock source
|
|
- description: UFS Phy Rx symbol 0 clock source
|
|
- description: UFS Phy Rx symbol 1 clock source
|
|
- description: UFS Phy Tx symbol 0 clock source
|
|
- description: USB3 Phy wrapper pipe clock source
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- '#power-domain-cells'
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
clock-controller@100000 {
|
|
compatible = "qcom,sm8650-gcc";
|
|
reg = <0x00100000 0x001f4200>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&rpmhcc RPMH_CXO_CLK_A>,
|
|
<&sleep_clk>,
|
|
<&pcie0_phy>,
|
|
<&pcie1_phy>,
|
|
<&pcie_1_phy_aux_clk>,
|
|
<&ufs_mem_phy 0>,
|
|
<&ufs_mem_phy 1>,
|
|
<&ufs_mem_phy 2>,
|
|
<&usb_1_qmpphy>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
|
|
...
|