mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-04 02:25:58 +00:00
ce2930aefb
Signed-off-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/r/20250630232652.3701007-1-robh@kernel.org Signed-off-by: Stephen Boyd <sboyd@kernel.org>
46 lines
946 B
YAML
46 lines
946 B
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/microchip,pic32mzda-clk.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Microchip PIC32MZDA Clock Controller
|
|
|
|
maintainers:
|
|
- Purna Chandra Mandal <purna.mandal@microchip.com>
|
|
|
|
description:
|
|
Microchip clock controller consists of a few oscillators, PLL, multiplexer
|
|
and divider modules.
|
|
|
|
properties:
|
|
compatible:
|
|
const: microchip,pic32mzda-clk
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
microchip,pic32mzda-sosc:
|
|
description: Presence of secondary oscillator.
|
|
type: boolean
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#clock-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clock-controller@1f801200 {
|
|
compatible = "microchip,pic32mzda-clk";
|
|
reg = <0x1f801200 0x200>;
|
|
#clock-cells = <1>;
|
|
/* optional */
|
|
microchip,pic32mzda-sosc;
|
|
};
|