mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-04 02:25:58 +00:00
40d8566e9a
Lan969x is going to reuse the existing lan966x clock driver - document that by adding compatible strings for the different SKU's that we support. Signed-off-by: Daniel Machon <daniel.machon@microchip.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20240916-lan969x-clock-v1-1-0e150336074d@microchip.com Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
72 lines
1.6 KiB
YAML
72 lines
1.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/microchip,lan966x-gck.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Microchip LAN966X Generic Clock Controller
|
|
|
|
maintainers:
|
|
- Kavyasree Kotagiri <kavyasree.kotagiri@microchip.com>
|
|
|
|
description: |
|
|
The LAN966X Generic clock controller contains 3 PLLs - cpu_clk,
|
|
ddr_clk and sys_clk. This clock controller generates and supplies
|
|
clock to various peripherals within the SoC.
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- enum:
|
|
- microchip,lan966x-gck
|
|
- microchip,lan9691-gck
|
|
- items:
|
|
- enum:
|
|
- microchip,lan9698-gck
|
|
- microchip,lan9696-gck
|
|
- microchip,lan9694-gck
|
|
- microchip,lan9693-gck
|
|
- microchip,lan9692-gck
|
|
- const: microchip,lan9691-gck
|
|
|
|
reg:
|
|
minItems: 1
|
|
items:
|
|
- description: Generic clock registers
|
|
- description: Optional gate clock registers
|
|
|
|
clocks:
|
|
items:
|
|
- description: CPU clock source
|
|
- description: DDR clock source
|
|
- description: System clock source
|
|
|
|
clock-names:
|
|
items:
|
|
- const: cpu
|
|
- const: ddr
|
|
- const: sys
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- '#clock-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clks: clock-controller@e00c00a8 {
|
|
compatible = "microchip,lan966x-gck";
|
|
#clock-cells = <1>;
|
|
clocks = <&cpu_clk>, <&ddr_clk>, <&sys_clk>;
|
|
clock-names = "cpu", "ddr", "sys";
|
|
reg = <0xe00c00a8 0x38>;
|
|
};
|
|
...
|